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ABSTRACT
In this thesis, an investigation is described which was carried out into ihe 
realisation and testing of a universal logic p rim itive  gate array.
During this s tu d y ,  a new gate a r ray  w ith  a more powerful logic primitive, the 
m ultip lexer,  has been proposed. The CMOS transmission gate has been used to 
im plement this primitive. W ith it. any logic circuits, including combinational and 
sequential circuits, can be easily realised. The synthesis  can be achieved by either the 
m odular  tree s t ru c tu re  or unrestr ic ted  topologies. Spectral techniques have been used as 
one of the logic design techniques to improve the design of m ultiplexer universal logic 
module circuits.
The placement and routing of this gate a r ray  have been considered. For the ease of 
routing, the linear topology has been adopted, and  tw o terminals to the basic cell have 
been provided. The comparison between single metal and double metal layers for 
custom isation has been made through the whole design of the layout.
The common fau lts  in digital system s, such as s tuck-a t fau lts ,  bridging fau lts  and 
CMOS open faults , have been discussed and analysed. Some relationships between 
s tu ck -a t  fau lts  and bridging fau lts  have been stud ied  and it has been shown that some 
bridging faults , like input bridging fau lts  and feedback bridging faults , could be 
detected bv s tuck-a t fau lt  test sets.
The diagnosis of fau lts  in the m odular tree s t ru c tu re  has been discussed. Providing 
m ore test sets, s tuck -a t  fau lts  can be located easily, the detection of s tuck-a t  fau lts  can 
be done quick ly  by the test sets formed by tw o  matrices.
The s truc tu red  design for testing in th is  gate a rray  has been considered. The 
partit ioning and scan-in /scan-out design techniques have been used to increase the 
tes tab il i ty .  A proposed built- in  test for this gate a r ra y  has been given.
Throughout the s tu d y ,  all the efforts have been made tow ards  searching for a gate 
a r ra y  design which could give a good o p p o r tu n ity  for customisation and fau lt  detection 
in LSI systems.
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CHAPTER 1
INTRODUCTION
W ith the developm ent o f the integrated circuit, IC system s have become 
more com plex and the cost o f producing these sy stem s is becoming prohibitively  
high. In order to reduce system  costs, the gate array has appeared as a solution  
for m any years [ 1 ]. D evelopm ent o f the gate array has made it possible to 
provide efficiently custom  LSI and VLSI circuits for applications requiring fast 
turnaround tim e and/or low  developm ent cost [2].
1.1 T h e  P r in c ip le  o f  th e  G ate A rr a y  A pproach
The gate array approach to LSI and VLSI design is based on the concept o f  
using an integrated circuit consisting o f a m atrix o f identical-com ponents or 
functional e lem en ts w hich has passed through all the stages at the chip 
fabrication process, except the final interconnection stage [3][4]. The array chip is 
a standard com ponent and can be held as a stock item . The specific interconnect 
pattern derived  from the user’s or custom er’s system  logic specification is then 
applied to the uncom m itted chip via one or more m etallisation m asks to 
com plete the chip design. T his m ethod of LSI and VLSI design has many 
significant advantages:
1. O nly interconnect m asks need be designed and therefore  
prototype tim e scales and costs are reduced.
2. Since on ly  the interconnect m asks have to be designed
- 1 . 1 -
and produced there is a higher probability o f obtaining a 
correct design firsl lim e.
3. The integrated circuit processing stage o f m etallisation is 
less in vo lved  than any o f the other processing stages, 
consisting, in the main, of etching aw ay unw anted  
alum inium  to leave the designed interconnect pattern. T hus  
it is possible for a system  house to have an effective fu ll  
custom  capability w ithout the need for a fu ll processing 
capability.
4. Sim plification o f layout, w ith  the possible use o f  
standardised interconnection design, perm its autom atic  
routing softw are to be used for chip com m itm ent. Use o f  
standard functional cell types, e.g., D -type, and standard  
cell arrangem ents for those functions, together w ith  a 
standard interconnection grid, greatly sim plifies the task o f  
designing the required interconnect pattern on the gate array. 
F irstly , all the available track parts are clearly  defined by 
the standard interconnection grid and, secondly, the 
interconnection pattern is su ited  to autorouting interconnect 
so ftw are CAD packages. The design expertise required to 
custom ise the gate array is alm ost w h o lly  confined to the 
initial stage o f logic and circuit definition, w ith  the 
interconnect pattern being sim ilar to the design of a printed 
circuit board, no detailed  know ledge o f integrated circuit 
design being required.
5. Up to the final mask stage the gate array devices appear 
to the processing house as high vo lu m e products which  
benefit from all the cost reduction o f a high throughput
- 1. 2 -
design.
The gate array can be regarded as a mask-prograrnm able component or 
functional array, offering the fu ll  capability of dedicated chip design in term s of 
the incorporation on a single chip o f com bination of logic functions, sequential 
circuits and possib ly  analogue functions.
1.2 T h e  C ell P r im it iv e  and F a b r ica tio n  T ech n o lo g y
There are several types o f gate array chips, each of which offers different 
perform ance features. As might be expected, digital master slices are available in 
v ir tu a lly  a ll digital technologies, i.e. NMOS, CMOS, I 2L , F fL , I:CL.
The core area o f  a gate array is the basic cell. There are m any m ethods of 
selecting the basic cell but w e can consider there are on ly  tw o  basic kinds. One 
consists o f several transistors w hich arc separated from  each other, the basic cell 
having no logic function . The other is the functional cell. Here the basic cell has 
a certain logical function , such as N A ND , NOR, etc. The form er is called an 
U n com m itted -eoin ponent-cell array (U .C .A ). the latter is called an 
u n com m ittcd -fu n ction a l-ce ll or uncoinm itted-gate-cell-array (U .G .A .). For 
functional ce lls  it is not very obvious w hich o f the w ide variety  o f possible 
fu n ction s sh ou ld  be chosen. The requirem ent to select a cell w hich , when used 
in m any different types o f system  im plem entation, retains a high degree of 
functional efficiency, ca lls  for very careful analysis o f the different competitors. 
C learly  it is necessary to adopt a candidate from  which a ll possible logical 
fu n ction s can be assem bled.
The design and layout o f  the basic cell o f a gate array is the key to its 
effectiveness. A lthough  there are m any kinds o f basic cell possible in the design
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of gate arrays, several im portant features can be identified:
1. For ease o f understanding and speed o f turn-around, 
o n ly  one single layer (m etal interconnections) should  be 
changed for each new  design autorouting m ethods how ever  
benefit from  the use of m u lti-level interconnect facilities for 
high-elficiency autom atic design.
2. For m axim um  flexibility o f interconnection, the basic 
cell sh ou ld  be approachable from  all sides for both inputs 
and outputs. In addition high transparency to the through- 
run interconnects is desired. Ideally a fu lly  utilised  cell 
sh ou ld  still offer a through-route for the interconnect. Use 
o f  m u lti-lev e l interconnects im proves the cell flexibility by 
a llo w in g  the m etal interconnect pattern to be used w h o lly  
for c ircu it/log ic  arrangem ent.
3. T w o points m u st be considered in the selection o f the 
basic cell. One is that low  cell com plexity  w ill result in a 
requirem ent to interconnect too m any cells  together for a 
given function . The other is that high cell com plexity  
dem ands too m any interconnect tracks running to a cell, or 
w aste o f cell capability if it is underutilised .
4. M ore cell connection points lead to im proved flexibility  
o f  connection, w h ils t  few er cell connection points a llow  
easier track routing and sm aller cell size. A typical 
requirem ent is for one input and output to be available on 
each side w ith  at least one single through-connection from  
each side o f the ce ll.
The technology w hich w ill be used for the chip processing is also very
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im portant. W e know  that there are several technologies which have been used in 
IC processing, and any one o f these may be su itable for the gate array. H owever, 
the perform ance o f circuits using different technologies are different. In Table
1.1 a broad com parison is made for tw o  bipolar fam ilies so called transislor- 
transistor logic (T T L ) and integrated injection logic { J 2L ),and tw o MOS 
technologies (NM O S and CMOS) [4]. The comparison is made for the electrical 
properties o f the basic logic structure referred to as the logic gate, and also for  
technological features such as the num ber o f w afer m asking steps required and  
the num ber o f diffusion and im plants em ployed  in their fabrication sequence. It 
is evident from  Table 1.1 that, in the main, bipolar circuits offer a speed  
advantage over MOS circuits, but at the expense o f layout area per gate and 
pow er. In com parison, MOS technology has a potential for low  power, high 
circuit d en sity  application.
CMOS has em erged as the major technology in gate array products during  
last a few  years. A lthough  the speed o f CMOS circuits is not as fast as bipolar 
c ircu its ,w ith  very  lo w  sta tic  pow er/gate and high circuit d en sity , CMOS w ill  be 
chosen as the technology in th is research. If SOS (Silicon-on-Sapphire) CMOS is 
availab le , the num ber o f  process steps w ill be reduced, high performance due to 
reduced size and circuit capacitances is possible, and the speed and packing 
d en sity  o f the circuit w ill  be increased.
1.3 A r r a y  A r c h ite c tu r e
T h e  architecture design m ay be d ivided  into tw o  related components: 
"interconnection architecture" and "cell arrangement". Interconnection  
architecture is the general schem e by w hich connections cross each other, etc.. 
C ell arrangem ent refers to the pattern in w hich the ce lls  are laid out in the
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m atrix, and e ffec tiv e ly  defines the num ber of routing paths w hich can be formed 
betw een tw o  points.
A w id e variety  o f interconnect and cell topologies have been found. Hath of 
them  has som e advantages, and at the sam e tim e has som e disadvantages. Some 
gate arrays can be custom ised  by the production o f a single mask for the 
interconnect layer, but the routing procedure is more com plicated since the 
flexibility  provided by tw o  or more layers o f interconnect is not available. Some 
o f them can achieve the the shortest routing interconnections, but such 
arrangem ents are not the quickest to route because o f the variety o f routing 
paths offered. These faclors are largely technology-independent, but it is a major 
factor o f significance, since once a decision has been reached it is fixed for all 
dedications o f the array to specific custom  requirem ents.
1.4 F au lt D e te c tio n  an d  D esign  fo r  T e s ta b il i ty
Digital sy stem s, even  w hen designed w ith  highly reliable com ponents do 
not operate for ever w ith o u t developing som e fau lts. W hen a system  u ltim ately  
docs develop  a fa u lt , it has to be detected and located so that its effect can be 
rem oved. It can be done easily  for a SSI based system , m aybe even for a MSI 
system , but w hen the system  is m oving from  SSI and MSI to LSI and VLSI, it 
w ill be a big problem .
F ault detection in a logic circuit is carried out by applying a sequence o f  
test inputs and observing the resulting outputs. One o f the m ethods is to  apply  
a ll input com binations to the circuit w hich  is under test, and see w hat is 
happening at its ou tp u t. For an n-input com binational circuit, there are 2" input 
com binations. The 2" increases very fa st as n increases. For a sequential circuit 
w ith  n inputs and m flip-flops the total num ber o f input com binations necessary
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to  test the circuit exh au stive ly  may be 2" x  2"' = 2 m+n. If for exam ple,
t>0 A
n=20,m =40, there m ay be 2 tests at a rate o f 10,000 tests per second, the total
test tim e for  the circu it w ou ld  be about 3.5 m illion  years! Fortunately  a 
com plete tru th  table exercise o f a logic circuit is not necessary -  o n ly  the 
num ber o f  input com binations w hich detect m ost o f the possible fa u lts  in the 
circuit is norm ally  acceptable.
But it is s till  very  expensive to test an LSI or VLSI system . A s a resu lt, 
there has been considerable activ ity  aimed at reducing test costs. This has given  
rise to the requirem ent for "design for testability". The benefits o f design for  
testab ility  is a reduction in overall design cycle  tim es and test costs w ith ou t  
sacrificing the q u a lity  o f the product. The activ ities o f design and test become 
tru ly  integrated. The purpose o f design for testability  is to make the integrated  
circuit easily  testable, w ith  som e extra efforts, so as to reduce the costs for fa u lt  
lest o f LSI and VLSI sy stem s.
1.5 S u m m a ry  o f  th e  T h e s is
In th is thesis an investigation is carried out into the design o f a new  type o f  
gate array - an SOS CMOS transm ission gate array - together w ith  consideration  
o f fa u lt  testing, location, and design for testability  in th is gate array.
In the second chapter, it is show n how a prim itive for the gate array has 
been chosen, how  a transm ission gate w orks, and w h y  the SOS CMOS 
technology can be the m ost su itable technology for th is gate array.
The third chapter sh o w s how  to use th is gate array to realise any kind o f  
circuit, both com binational and sequential by using different m ethods.
The fourth  chapter is devoted  to the layout o f the basic cell and w h ole  gate
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array floor plan, together w ith  the consideration of autom atic routing.
In chapter five, the com m on fa u lts  in IC system s are show n. Some 
relationships betw een stu ck -a t and short fa u lts  are described.
The six th  chapter deals w ith  the location o f stuck-at fa u lts  in the circuits  
w ith  a novel tree structure.
Chapter Seven sh o w s h o w  to test the stu ck -a t fa u lts  and short fa u lts  in 
com binational and sequential circuits.
Chapter Eight is concerned w ith  design for testab ility  and bu ilt-in  test in 
gate arrays.
The w h ole  research w ork  can be v iew ed  in Figure 1.1.
- 1 . 8 -
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T ab le  1.1 D ig ita l T ech n o lo g y  C om parison
c
TTL NMOS CMOS I 2L
Typical area/gateC/xm2) 10000-20000 500 750 2000
Propagation d elay /gate 1-10 5-15 2 -1 0 5 -9
Static pow er/gate(m W ) 1-10 0 .2 -0 .5 lOnW 0.13
Speed-pow er product(p j) 18-30 1-5 0 .1 -2 1
M asking steps 7-8 6 7 7










Fig. 1.1 Proposal o f w hole research work
CH APTER 2
THE CHOICE OF PR IM ITIV ES FOR GATE ARRAYS
2.1 In tro d u ctio n
A gale array consists o f a standard chip layout containing an array of  
identical standard cells , w hich is fabricated up to but excluding the final metal 
interconnections, as a standard product for custom  use. So far, m any types o f  
m asterslicc array have been reported, w ith  differing choice o f elem ents  
(p rim itives) for the standard cell in the uncom m itted  array. T w o principal 
categories m ay be found , nam ely
(1 ) . A rrays w here the c e lls  consist o f a sm all assem bly o f  
unconnected com ponents, such  as transistors and resistors in 
the case o f bipolar arrays, or p-channel and n-channel 
transistors in the case o f CMOS arrays, and,
(2 ). A rrays w here the c e lls  consist o f  som e fu lly -fu n ctio n a l  
logic elem ent (a "prim itive”), such as a N A N D  gate.
The form er should  more precisely be term ed uncom m itted-com ponent- 
arrays (U C A s), compared w ith  the la tter  w hich are uncom m itted-gate-arrays  
(U G A s). U n fortu n ately , the term "gate array" is loosely used to refer to either  
category (1 )  or (2 ).
The uncom m itted-com ponent-array has to have internal space available for  
the selective interconnection o f the com ponents to  form  a w orking circuit. The  
uncom m itted-gatc-array cell is fu l ly  interconnected and therefore may occupy
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less silicon  area for a given logic d u ty  than the com ponent array. Both types o f  
cell require in ler-cell connections so as to form the total custom ised chip. 
H ow ever by a su itab le  choice o f standard functional cell the total num ber o f  
in terconnections required on gate arrays may be optim ised.
For m axim um  flex ib ility , an "ideal" cell layout should  comprise ce lls  w hich
1. can im plem ent both sequential and com binational circuits.
2. have structures giving rise to sm all d e lays and power 
consum ption
3. are program m able by connection pattern alone
4. have param eters w hich enable such connection patterns to 
be established w ith  m inim um  design effort
5. have a high chip area utilisation .
2 .2  T h e  C h o ice  O f A  S ta n d a rd  L ogic P r im it iv e
T he logic prim itive chosen as a standard  cell m ust be capable o f being used  
as a bu ild ing block from  w hich all possible digital requirem ents can be 
assem bled . It m ust be therefore a universal logic elem ent.
T he sim p lest choice o f logic prim itive is either a N A N D  or NOR gate; both 
are un iversal logic elem ents, and are w id ely  chosen for m asterslice gate arrays. 
H ow ever such a choice m ay be inefficient due to the lim it o f logic discrim ination  
o f such gates; by th em selves each gate can on ly  un iquely  distinguish one out o f  
the 2" different possible binary input patterns w hich m ay be applied to the gate 
inputs, w h ere n is the gate fan -in , and therefore an appreciable number o f such  
gates are required to realise higher logic requirem ents.
2.2.1 U n iv e r s a l- lo g ic -g a te  sp e c ifica tio n s
- 2 . 2 -
The conventional definition o f a ULG is a circuit configuration which is 
capable o f  realising all the d ifferent 22" com binational functions f (x )  o f n binary 
input variables, depending upon the pattern o f the input connections. The 
qualified term inology ULG.2, ULG.3, etc. refers to ULG’s w hich have universal 
capability  for n=2, n=3, etc., input variables, respectively . The input signals 
w hich m ay be se lective ly  required for the ULG inputs are the true and 
com plem ented input variables, together w ith  logic 0  and logic 1, that is from  the  
set (O.l.X, .X ,), i= l to n.
The available m athem atical bases which may be used to form ulate  ULG 
specifications are [ l]
(a ) Canonic Post Expansions
(b ) Canonic R eed-M uller Expansions
(c )  Function Classification Theory
The Post expansion for any binary function  f (x )  is
/  (x ) = (a(tx lx 2 ' ■ x„ + a ,x , x 2 • ■ * xn + ••■ + a 2„_xx  , x 2 • ■ ■ xn ) (2 .1 )
w here a, ,i=0 to 2" —1. e (0 ,1 ).
For tw o  variables (n = 2), th is becomes:
f  (x ) = ( a l}x  ,Jc 2 + a xx tx 2 + a 2x + a$x ^ 2)
= (T2 (flu-v 1 + a 2x ,)  + x 2(a }x j + a 3x j)]
_ f-  , ! (2.2)
= [x 2p + x 2q J
w here p.q e(0.1^:1.jc x). Hence one possib le ULG.2 m odule is the realisation o f  
eq .(2 .2 ), as show n in Figure 2 .1 (a ).
The R eed-M uller expansion for the binary function  f (x )  is
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/  ( a  ) = ( a 0 9  a ,a  ! <9 a 2r  2-. #  a» x „ —® a 2 " - \ x  ix 2 ' ' ' x n ) (2 .3 )
w here a , , i=0 to  2" —1, € (0 ,1 ).
For tw o  variab les (n = 2 ), th is becomes:
/  ( a  ) =  (a  „ (9 a  jA j #  a 2a  2 #  a 3a  jA 2) 
=  [ ( a (, <9 a j A - j ) #  A 2( a 2 #  a 3*1)] 
=  [ r  0  a  25 ]
(2 .4 )
w here r,s e (0.1 .a , ,a  j ). Hence an a lternative ULG.2 m odule based upon eq .(2 .4 )  
is as show n in Figure 2 .1 (b ).
Function C lassification theory [ l ]  uses the priciple that m any d issim ilar  
fu n ction s m ay be classified  under one entry  by appropriate logical operations on 
the fu n ction  inputs and ou tp u ts. By com prehensively  applying these operations 
all 2 5 6  fu n ction s o f  not exceeding three input variables (n ^ 3 ) may be brought 
under three classifications o n ly , w hich are norm ally  listed  by a num erical 
technique as
8 0 0 0 0 0 0 0
6 2 2 2 -2 -2 -2 -2
4 4 4 0 - 4  0 0 0
w hich are from  the Radam acher-W alsh classification. Each o f them  represents 
certain class o f  fu n ction s.
These three m aster classifications therefore m ay be interpreted as a "master 
function" from  w hich  a ll possible fu n ction s o f n ^ 3  m ay be generated by 
appropriate perm utations o f  inputs, negation o f inputs and output, and  
exclusive-O R  operations on inputs and ou tp u t. W h ilst the three m aster
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fu n ction s th em selves m ay be com bined w ith in  one m aster m odule assem bly. 
Such techniques applied to the n ^ 3  case g ive  the ULG.3 m odule illu strated  in 
Figure 2.1 (c ), applied to the sm a ller  n ^ 2  case give the m odule sim ilar to that 
already illu stra ted  in Figure 2 .1 (b ) are produced. It m ay be noted that th is is a 
more pow erfu l theoretical approach to  ULG specifications, as it produces a 
ULG .3 m odule w ith  few er input connections than the Post and R eed-M uller  
based structures given in Fig. 2 .1 (c). The m odule, how ever, has considerable  
internal com p lex ity . For fu rth er  d eta ils  on ULG specification see
[2][3][4][5][6][7].
2 .2 .2  C h o ice  o f  ULG co n fig u r a tio n
From these theoretical d evelop m en ts it is clear that the adoption o f a single  
ULG m odule as a standard circuit is th eoretica lly  possible for  the realisation o f  
all com binational fu n ction s. For sequential purposes, a single feedback  
connection from  the output to  the inputs o f  a ULG.2 m odule provides storage 
capability  [8] as show n in Fig. 2 .2 . C learly , if  a ULG.2 m odule has such a 
capability , then a ULG.3 a lso  w il l  have sim ilar  and additional capabilities, 
because it is m ore p ow erfu l in logic fu n ction , and hence the use o f  all such  
m odules in sequential applications is assured.
N ow , w h ich  particular ULG m odule sh ou ld  be chosen for the gate array is 
the question w hich  m ust be answ ered . T his is a question w hich  does not have  
one defin itive answ er, as m any and som etim es conflicting factors are in vo lved .
An optim um  choice w o u ld  be one w hich
1. possesses high logic capab ility , th u s reducing both the  
num ber o f ce lls  and th e  num ber o f interconnections  
necessary to  realise a g iven  sy stem  requirem ent
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2. possesses the ab ility  to realise efficiently sequential 
fu n ction s
3. can be laid out in a sm all silicon area, ideally  s ize-lim ited  
by the num ber o f input and ou tp u t connections per cell 
rather than internal circuit com plexity .
These in ter-related  factors are contrasted in Table 2.1.
To attem pt to answ er this question in vo lves consideration o f the fo llow ing:
(a ) what is the optim um  size ULG to adopt as a prim itive ie.,
ULG.2, ULG.3, or higher?
(b ) w hich particular ULG circuit configuration o f the several 
variants for each size ULG provides the m ost com pact silicon  
layou t.
The choice o f  ULG size is a particu larly  com plex question . A s show n in 
Table 2 .1 , the sm aller  the ULG adopted, the m ore w ill be necessary to realise  
any particular logic system . On the other hand, the larger the ULG, then the 
m ore w a ste fu l w ill  be the silicon area u tilisation  w hen a large ULG cell is 
u n d er-u tilised  for triv ial requirem ents.
From heuristic  considerations o f th is problem , it is suggested that a ULG.4 
m odule is too large and com plex to adopt as a standard ce ll, and that op tim ality  
lies either w ith  the sim ple three-input ULG.2 m odule or the next-size, five 
input, ULG.3 m odule. The choice betw een these tw o  m ust be m ade not on ly  on 
logic pow er, but also on silicon area consideration.
Before the final choice between ULG.2 and ULG.3 as the prim itive in the 
gate array is m ade, consider the logic pow er o f  the ULG m odules. Com parisons 
have been m ade by Pflaeger and Hurst [9] between 3-input ULG.2 realisations
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for a ll possib le 256  fu n ction s o f  three variables, and three input N A N D /N O R  
realisations for the sam e functions. M inim um  N A N D /N O R  realisations had been 
e x h a u stiv e ly  in vestiga ted  and catalogued by H ellerm an [10], and a com parison  
o f  resu lts  in [9]& [10] are presented in Table 2.2.
In both cases it w as assum ed that the com plem ents o f the input variables 
w ere not ava ilab le , and therefore had to be generated w here required by a 
separate ULG, N A N D  or NOR circuit, respectively .
A fu rth er  feature not revealed by these extracted sta tistics  is that in the  
ULG.2 realisations no cross-over o f  in ter-cell connections are present, whereas 
in both the N A N D  and NOR realisations cross-overs are occasionally  required.
From these resu lts, the v ia b ility  o f the ULG.2 m odule as a standard cell is 
dem onstrated , not least in the reduction o f  the num ber o f interconnections  
necessary, on -ch ip  connections freq u en tly  represent the largest dem and on 
silicon  area in a LSI la y o u t, and therefore reduction in th is factor is particu larly  
significant.
If a ULG.3 ce ll rather than a ULG.2 cell is considered, then all 256  n ^ 3  
fu n ction s m ay be realised by one ULG ce ll, but w ith  inversions on inputs  
som etim es necessary.
Fig. 2.3  su ggests the rela tive com p lex ity  o f ULG.2 and ULG.3 circuits in 
bipolar form . Suppose on average 2.5 tim es as m any ULG.2 cell are required as 
ULG.3 ce lls  for  the realisation o f  certain logic problem s, and if the ULG.3 is 
chosen as the basic c e ll rather then ULG.2, the num ber o f interconnects betw een  
c e lls  for realisation o f  com plex fu n ction s w ill  be less. But the ULG.3 m odule  
i ts e lf  is m ore com plicated  than ULG.2, as can be seen from  Fig. 2 .3 . If the ULG.3 
is used  to  realise a sim p le logic fu n ction , m ore silicon area w ill  be w asted .
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It is perhaps clear that there is no optim um  choice for the prim itive w hich  
is used  in the gate array. But w e  can see that the ULG.2 has reasonable logic 
pow er in com parison w ith  a sim p le gate and the m odule occupies less silicon area 
com pared to  the ULG.3 since the ULG.3 is more com plex than the ULG.2. So. the  
ULG.2 has been chosen as the prim itive in the gate array for the above reasons, 
althou gh  it m ust be re-iterated that it is not the un iversa lly  optim um  choice.
There are six possible basic ULG.2 configurations [11] under the norm al 
NPN classification procedure, w h ich  possess the theoretical m inim um  num ber o f  
three input term inals per m odule, w here NPN classification refers to the  
perm itted  operations o f
1 >  negation o f  the input variables ("N")
2 > p erm u ta tio n  o f the input variables CP")
3 >  negation o f the overall fu n ction  ("N")
W ith in  each o f six possible classes o f ULG.2, several final circuit varian ts  
are possib le, since any input or the ou tp u t m ay be in tern ally  negated w ith o u t  
d estroy in g  the u n iversa lity . These six  configurations o f possible ULG.2 m od u les  
are sh ow n  in Fig. 2 .4 , w h ich  w il l  be characterised by the fo llow in g  algebraic  
expressions. Configuration
Fh -  y i>2 + yiy2>’3
F\ = y \y ? y i  + y i y & i  + y i y ^ z
Fj  = yityzyj + >^3)
Fk = y iyayj + y o ^
Ft -  y\y2 +  y i> ’3
Fm = y iy2>’3 + yaya + y iya 
w h ich  o f  these configurations is the preferable choice w ill n ow  be discussed.
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Param eters w hich m ay be used to define ULG optim ality  include the 
fo llo w in g :
1. the to ta l num ber o f  input and output term inals per cell
2. the ULG circuit com p lexity
3. the signal propagation tim e through the circuit.
4. the num ber o f ULG.n cells  required to realise functions o f  
m ore than n input variables, and
5. the ease o f sy n th esis  o f functions o f more than n input 
variables w ith  the ULG.n cell.
Points 1,2, and 4 above co llectiv e ly  in vo lve  silicon area consideration. The 
to ta l num ber o f input and output term inals in particularly being a critical 
param eter for m inim um  silicon area layou t. Points 3 and 5 in vo lve  the 
perform ance and ease o f use o f the ULG configuration.
Fig. 2.5  sh o w s the bipolar or MOS circuit realisation of the six possible 
ULG .2 configurations.
The pattern o f input connections required to realise all possible n < 2  
fu n ctio n s is given in Table 2 .3 . T w o features m ay be noted from  the table, 
nam ely:
1. w ith  configuration f j . f j . f i  and / ,„ ,  it is possible to 
m aintain a fixed connection to one o f the y, input term inals, 
although th is m ay not a lw a y s  be essential, and
2. w ith  configurations / , . / ;  and f k , additional external 
negation o f the ou tp u t is required to realise certain  
fu n ction s, w hereas configurations f h . f t and /,„  do not 
require this o u tp u t operation. From Fig. 2 .5 , f j . f j . f t
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circuit
realisations tend to be m ore com plex, and hence have no 
practical advantages to recom m end their adoption.
Therefore the preferable choice for practical adoption w ill be one o f / / , , / /  
or / ,„ .  A s for as circuit propagation d elay  is concrened, f  h and / , have on ly  one 
active e lem en t delay  in their basic circuit topology, compared w ith  tw o  elem ents  
in series in / ,„ .  Further, f , appears to offer m axim um  sim plicity . H ow ever, it 
still  rem ains to consider w hat is the ovreall com plexity  and delay when these  
ULG candidates arc used to realise fu n ction s o f more than tw o  input variables 
in som e decom position realisation for n > 2 .
Table 2.4 sh ow s the sta tistics  o f the ULG.2 candidates / h , f t and f  
versus N A N D /N O R  for n ^ 3  function  realisation. From that table, it can be seen 
that the ULG.2 candidate f , requires the low est average num ber of ce lls  in the  
realisation o f n ^ 3  fu n ction s, hence the low est num ber o f connections, and also  
the equal low est average num ber o f ce lls  in cascade.
The difficu lty  o f syn th esisin g  fu n ction s o f  n > 2  using the ULG.2 candidates  
is a lso indicated in Table 2.4. ULG.2 candidate f h w ith  its functional 
relationship o f f h = y i y 2 + y i y 2y 3 does not lend ite s lf  to any know n sim ple  
decom position and sy n th esis  a lgorithm . O ptim al syn thesis o f n ^ 3  functions  
using its capabilities is therefore difficu lt. C andidates f ( and /„ , ,  how ever, are 
m ore stra ightforw ard . The form er w ith  its functional relationship o f  
f t  = y iy 2 + y i y 3 w ill  be recognised as being a sim ple m ultip lexer configuration, 
input y j  data selecting the rem aining inputs y 2 and y 3 to output. A considerable 
body o f know ledge concerning the sy n th esis  o f com binational netw orks using  
m ultip lexer elem en ts m ay be draw n-upon, includ ing the use o f  Boolean m atrices 
and spectral techniques [ 12][ 13][ 14]. C andidate f m , w ith  its  functional
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relationship  o f f m = y xy 2y 2 + y^y* + y  i.V3> maY be re-expressed as 
f ,» ~ 1 ® y i & y  1 v 2» in w hich form  it w ill  be recognised as a factorization of the 
R eed-M uller canonic expansion for any com binational function f (x ) . The 
expansion o f any given function  into its R eed-M uller form  hence gives the 
realisation o f function  using the ULG.2 candidate /„ , .
From the above d iscussion, it appears that the choice o f ULG.2 candidate / ,  
as a prim itive for the gate array is the preferable one. Fig. 2.6 sh ow s som e 
exam ples o f com binational and sequential circuit realisations using /
The chosen candidate as a basic prim itive, possesses not on ly  a sim ple  
specification but also the further advantages o f
1. requiring the least average num ber o f such cells  for the  
realisation o f a range o f logic functions,
2. requiring the least average num ber of such cells  in cascade 
for the sam e range o f  functions,
3. being readily applied in the realisation o f  functions o f  
n > 2  by sim ple design algorithm s, or the construction o f  
ULG.n assem blies n > 2 ,  and
4. being readily applied in the realisation o f  standard latch  
and clocked storage elem ents.
The adoption o f  LSI arrays o f such ce lls  in a m aster-chip uncom m itted- 
logic array, requiring o n ly  cell interconnect m etallisation for their 
com m itm ents, is clearly  a m ore viable proposition than the m aster-chip in w hich  
standardisation on Boolean N A N D  or NOR gates is present.
It m ay be argued that the ULG.2 is too sm all a cell upon w hich  to  
standardise. Commercial exam ples o f fou r-in p u t N A N D  gates and other large
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capacity c e lls  as standard elem ents m ay be found [ I 5 ] [ l6 ] [ l7]. C onversely, 
com m ercial products standardising upon tw o-in p u t NA N D  or NOR gates m aybe 
cited . Exam ination o f handcrafted custom  designs indicates that the average 
N A N D /N O R  fan -in  requirem ent is about 2 .7  [18] and hence if adoption of  
standard ULG ce lls  is sought the choice shou ld  lie between ULG.2 and ULG.3 
cap ab ility . Further, if  functional ce lls  w ith  a large fan-in are em ployed, then  
local congestion in betw een-cell w iring channels may occur [19], resu lting in 
w id er channels being necessary to cater for such wiring density  variation. 
O verall, therefore, it is suggested that ULG.2 capability, and particularly the 
ULG.2 candidate / ,  is particularly viable for gate array standardisation.
For the case o f  the realisation o f logic circuits, the com plem entary output 
w ill be provided in the basic cell prim itive. Hence the final prim itive to be used 
is
/  =  .v i.v 2 +  y i.v 3
and
/ = >, 1 > ' 2 + > T 1>'3
2.3 Consideration Of Technology
A ll m ainstream  digital technologies, nam ely ECL, 1 2L , TTL, NMOS and 
CMOS m ay be fou n d  represented in the m asterslice array field [20][2 l][22] [23]. 
Each offers advantages in different aspects. Fig. 2.7 show s a comparison of  
dig ita l gate arrays considering com plexity  and gate delay [24].
From Fig. 2 .7 , it can be seen that the high speed area is dom inated by ECL 
design , though they  m ay encounter som e com petition from  TTL. But the pow er  
dissipation  o f  ECL is very high. Fig. 2.8  sh ow s the power dissipation versus
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propagation delay  o f som e digital logic fam ilies [25].
It is not an easy task to choose w hich  technology should  be used. If the 
speed is the principle factor under consideration, then ob v iou sly  the bipolar type  
o f IC w ill be favourite . But these circuits have greater pow er dissipation, also  
they  need more com plex processing and have extravagent use o f space. Of 
course, w ith  new  processing technology and design techniques these 
shortcom ings can be im proved. But pow er dissipation s t il l  can be reasonably  
high.
On the other hand, CMOS, w hich is based on n- and p-channel MOS 
transistors, offers som e im proved perform ance over bipolar. A CMOS inverter, 
show n in Fig. 2.9, consists o f  tw o  enhancem ent m ode MOS transistors connected  
in series, w ith  their gates connected together.
W hen one MOS device is on, the other is off, and the net quiescent current, 
w hich is determ ined by the leakage current o f the devices, is in the barely 
perceptible nanoampere region. Even w hen sw itch ing, the device requires little  
pow er since now  both n- and p-channel transistors are onlypartia lly  on and only  
microamperes o f current flow . This means that at m oderate speed, say , below 1 
kilohertz, pow er dissipation per gate can as low  as 1 m icrow att. Fig. 2 .10  show s  
the pow er dissipation versu s frequency for CMOS and TTL [25].
T w o other properties a lso m ake CMOS valuable in in d u stry , its  noise 
im m u n ity  and its  ab ility  to w ork from  single supp ly  voltages o f w id e tolerance
-  an yw h ere from  3 v  to 15v pow er supplies. Its noise im m u n ity  is derived from
\
\
the CMOS near ideal logic transfer characteristics and extrem ely  /sh arp  cutoff 
betw een a logic 0  and a logic 1. For CMOS, it guarantees noise im m unity  o f  
approxim ately 1.5V compared to TTL sy stem s w ith  noise m argins o f  on ly  0.4V  
[25].
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A s a replacem ent o f TTL, CMOS is w ell know n to be cost effective. CMOS 
a lso  has the ab ility  o f operating a1 fairly  high speed (up  to lO M H z) w h ile  s t il l  
having m oderate power consum ption. In fact CMOS has a low er propagation 
d elay-p ow er  product than any o f the TTL fam ily . By operating just below  TTL  
speed, LSI CMOS packages can perform the same logic functions as TTL, but 
w ith  the added advantages o f low  pow er- supply requirem ent, high noise  
im m unity  and low er costs.
Fig. 2.11 sh ow s the perform ance o f CMOS vs high speed bipolar 
technologies [26]. A t 5fxm geom etries, the perform ance is com parable to low  
pow er schottky  w h ile  at 2/xm geom etries ECL gate d elays are being approached.
The CMOS pow er-speed product for nanosecond gate delay is less than 1 
picojoule, so thousands o f gates can be integrated on a chip w h ile  s till  
m aintaining power dissipation w hose levels are acceptable for standard  
packaging techniques.
Another point is that if CMOS is chosen as the technology to be used, the  
prim itive CMOS realisation w ill be made very sim ple by using a transm ission  
gate, which is show n in Fig. 2.12. Considering all the factors, i.e., speed, pow er  
dissipation, speed-pow er product, den sity , noise im m unity , and realisation o f  
the chosen prim itive o f the gate array, CMOS w ill be used in th is research.
2.4 The NMOS And CMOS Transmision Gate
In CMOS integrated circuits, one o f the m ost im portant build ing blocks is 
the transm ission gate. T his gate a llo w s  both logic reduction and more efficient 
la y o u t in com parison w ith  other circuit topologies, thus decreasing die size and 
low ering cost. R esultant designs have less load capacitance and hence offer
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perform ance advantages.
2.4.1 N-channel transmission gate
The transm ission gate operates as a single-pole, single-throw  sw itch . The 
n-channel MOS transm ission gate is show n in Fig. 2.13.
2.4.1.1 The transmission of logic 1
W hen V c =  V dd  the transm ission gate transm its, and the logic level at the  
in p u t ( V ,  =  V dd  )  w ill be propagated to the output. According to the direction of  
th e  current, the drain and source can be determ ined, as show n in Fig. 2.14. 
W hen the ou tput V 0 approachs V c  —  V t n , w here V ni  is the ihreshhold  voltage for  
n-channel transistor, the voltage between the gate and source V  is 
Vc — V 0 =  V t n , and hence the transm isson gate cuts olT. We can see that the  
o u tp u t voltage is V rn less than input voltage.
W hen passing logic 1, V ds  =  V g s , the w orking condition is show n in Fig. 
2 .15 , w here V di  -  V, — V0 , Vgs = V c — V0 , and l d is the transm itting current. 
Im m ediately  a fter the transm ision gate begins conducting, it starts w orking  
from  A  to  B, then charging capacitance C7 {Vds — V^,), finally  reaching D, w here  
the transm itted  current ceases. The output voltage is V 0 =  V ,  — V tn .
For any MOS transistor w e have
I.U = k [ 2(V’C, -  V, ) Vd, -  V I  ] (2 -5 )
w h ere l di -  the drain curent
V ds -  the drain-source voltage  
Vgs -  gate voltage
w  -  w id th  of the MOS channel
1 - length o f the MOS channel
eov - p erm ittiv ity  o f the gate oxide
tox -  th ickness o f the gate oxide
fx - average surface m obility  o f carriers
V ,  -  threshhold voltage
Because V di  >  V f i  — V , ,  the transm ission gate is w orking in the saturation  
region, therefore:
(2 .6 )
U  =  *  ( V S 4  -  V , ) 2 - V d % = V f i - V ,
The "on" resistance R,m for the transm ission gate is given by
R -  &V“
From equation (6 ), w e have
R'm [2k(Vdi -  V ,)] i 2 J ]
For a n-channel transm ission gate, it w ill  be rew ritten as
R ° n  r ^ ,  / « ,  w ,  n i  ( 2 . 8 )12kn -  Vtn )J
The characteristics o f the "on" resistance for the transm ission gate is 
therefore show n in Fig. 2.16.
2.4.1.2 The transmission of logic 0
W hen the transm ission gate is opened the output voltage V0 =Vdd starts  
discharging through the input. The direction o f current flow  is show n in Fig. 
2 .17 . W e can see that Vg* ~ Vdd •
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The operating characteristics are show n in Fig. 2.18. In itia lly  it w orks from  
A to B, then to C, finally  to reach O. During this working period, the  
transm ission gate operates from  the saturation region (BC) to the non-saturation  
region (CO).
The "on" resistance therefore is
=
(saturation region )
(non —saturation region )
2 k n [ ( . V j j  — V,„ ) — V j ,  ] (2.9)
T his is show n in Fig. 2 .18(b ).
2.4.2 The CMOS transmission gate
The main disadvantage o f the single channel transm ission gate is the  
vo ltage  drop w hen transferring a high voltage and the big change o f ’o n ’ 
resistance.
A CMOS transm ission gate is made by connecting the source and drain o f a 
n-channel and a p-channel transistor in parallel. The gates o f the tw o  transistors  
are confined so they  are driven by signals o f opposite polarity. The substrate o f  
the p-channel transistor is at Vdd and the n-channel transistor substrate at V „ . 
T his configuration is show n in Fig. 2 .19. It im proves the characteristics o f the  
transm ission gate.
The gate is turned "on" w hen the control line is high, th is means that the  
gate o f  n-channel device is at Vdd (logic 1), and the gate o f the p-channel device  
is at Vss (logic 0).
2.4.2.1 The transmission of logic 1
W hen the input is high, the gate passes logic "1" as sh ow n  in Fig. 2 .20 ,
- 2 .  1 7 -
V gsp  =  — V dd  ,  V gsn =  V d s n . The "on" resistance is the parallel resistance of the tw o  
transistors, show n in Fig. 2 .21.
2.4.2.2 The transmission of logic 0
W hen the input is low  the gate passes logic "0" as show n in Fig. 2 .22, 
v SsP -  v dd . v gsn = ~ v dsP • The "on" resistance is show n in Fig. 2.23.
2.4.2.3 "On" resistance
The fo llo w in g  is the ca lcu lations o f the CMOS transm ission gate on 
resistance. For CMOS, w e have
D uring the w orking period, the p-channel and n-channel transistors operate in 
different saturation  conditions. P utting equations (2 .8 )  and (2 .9 )  into (2 .1 0 ), w e  
have
w h en  the tw o  transistors are sym m etric , that is, K p = K n = K ,  I V tp  I  =  V r„  =  V , ,  
E q .(2 .1 1) can be w ritten:
2 k p [ { V dd  — \ V t p \ -  O ' -  -  V 0 ) )
1
2 k „  [ ( V ;  -  V „  )  -  V , J  +  2 k p [ ( . Vd d  -  I  V , „  I  -  ( V ,  -  V 0  ) ]
2 k „  [ ( V ,  -
0  ^ <  V m
V , „ < V ,  - V „  V M  -  I V „  I
V d d  -  \ V , „ \  <  V ,  - V .
( 2 . 11)
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1
2k [ { V dd  -  V ,  ) - ( V -  V J ]
R = 1
2 k ( V „ - 2 V , )
 1________
2 k  ( V  — V Q -  V , )
0  ^  V;  — V 0 <  V ,  
v  <  V  —  V  ^  —  V
'  o dd , ,  .
-  V ,  <  V - v 0  <  vdd
The CMOS transm ission gate has the fo llo w in g  advantages over the single­
channel transm ission gate:
1. "on” resistance is sm aller
2. "on” resistance does nol change greatly .
W hen using a transm ission gate in logic des.gn, the circuit w ill become
sim plified. For exam ple, a CMOS D -typ e  edge-triggered flip-flop is show n in Fig.
2.24 using tw o  design m ethods, nam ely transm ission gate s ty le  and com plex
gate s ty le . In fact, transm ission gates can reduce significantly the number of
elem ents needed to perform  m ultip lex ing  tasks. A ny num ber of signals may be
m ultip lexed to a single line by one transm ission gate for  each input as show n in
Fig. 2.25. Each input signal goes to one side o f a transm ission gate. The other
sides o f a ll the transm ission gates are tied together to form  the output. The
num ber o f inputs m ay be increased indefin itely , but not w ith ou t cost. Each
transm ission gate adds capacitance to  the ou tput node and thus degrades system
perform ance. Each transm ission gate a lso  requires tw o  signals, true and
com plem ent, to control it. But th is m ethod does offer a significant perform ance
premium over other techniques. A conventional four w ide 2-input O R-NAND is
show n as an a lternative in Fig. 2 .25 (b ). T his arrangem ent is 25% slow er in
*
charging the load capacitance because o f  the four series n-channel transistors  
from the output to ground, see Fig. 2 .2 5 (c), and it requires tw ice as m any
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transistors. If one 4 -in p u t and four 2 -in p u t N A N D  gate are used 50% more die 
area is required and the speed is s t i l l  12% slow er.
2.5 The Implementation Of The Basic Ceil In The Gate Array
C onsidering that the chosen prim itive /  (y ) = >’ xy 2 + y  iy 3 has a structure  
su itab le  for CMOS transm ission gate im plem entation and the transm ission gate’s 
o w n  perform ance, the im plem entation o f the basic prim itive is show n in Fig. 
2 .2 6 (a )  in CMOS technology by using transm ission gates.
Fig. 2 .26 (a ) sh ow s a sim ple m ultip lexer transm ision gate em ploying tw o  n- 
and tw o  p-channel devices. T w o pairs o f devices are used to overcom e the  
tran sm ission -threshhold  problem associated w ith  such transm ission cells. 
H ow ever it has som e draw backs. Large cascades o f such cells ofTer an additive  
series im pedance to the final d rive node, and gate delay may be m inim ised on ly  
at the expense o f changing aspect ratios so as to reduce ’’on" device resistance  
va lu es. In addition, there are tw o  signals y t and y  j. T w o transm ission gates are 
con tro lled  by these tw o  opposite polarity clocks y \ . y \ t since the y i .y i  signals  
m ay have som e transitory overlap  w hen they are both in the sam e logic state, it 
is possible for  device B and device C to be in the conducting state  
s im u lta n eo u sly . T his w ou ld  resu lt in the loading o f devices driving the input 
nodes y 2 and y  3. In a large fa n -o u t situation  this drawback could be fatal.
To overcom e the problem s o f node loading described above, a sim plified  
transm ision gate o f type show n in Fig. 2 .26 (b ) has been investigated. Because 
th is  design has o n ly  one transistor in series w ith  each input "leg", each o f a 
different channel type, the devices m ay be sw itch ed  using a single signal y  To 
overcom e- the cu m u lative  reduction in the noise margin associated w ith  the  
sin g le  channel transm ission gate, each sim plified transm ission gate incorporates
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an ou tp u t inverter buffer com prising a sim ple CMOS inverter stage. These tw o  
im plem entations have been laid o u t by using 2 —fim design ru les [27], show n in 
Fig. 2 .27 , sim u lated  by Bonsai w h ich  is a program for sim ulation  o f integrated 
circuits, sim ilar to  SPICE. A ll the param eters are from a 2— /xm silicon-gate  
CMOS process [27], sh ow n  in Table 2.5 and 2.6. The resu lts are show n in Fig. 
2.28.
It can been seen that the transm ision gate cell o f Fig.2. 2 6 (a ) is a viable and 
fast gate. But clocking o f the transm ission gates is critical and m ust be 
accom plished c lea n ly . Rise and fa ll tim es o f  the clocks that control the sw itches  
must be kept to a m inim um . The path o f circuits in w hich more transm ission  
gates are cascaded m ust be broken and rebuffered when propagation delay is 
critical.
The sim plified transm ission gate has the fo llow in g  advantages over the 
original gate:
1. O nly one Y x dr ive  line is required, compared w ith  tw o  for
the original transm ission gate.
2. N o increase in transistor num bers compared w ith  the
original transm ission gate.
3. No fan -in  loading problem
4. Buffered ou tp u t giving good fan -ou t
5. Good layou t
6. M ay be used for sequential im plem entation.
W ith the use o f  an inverter fo llo w in g  the transm ission gate, the output 
voltage drop associated w ith  sin gle  channel transm ission gate can be im proved, 
see Fig. 2 .28 (b ), so the noise margin o f  the sim plified transm ission gate is as 
good as the original CMOS transm ission  gate. The power dissipation  o f the
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sim plified  transm ission gate is s lig h tly  higher than the original one from the 
resu lts o f the sim ulation . It w ill be seen later that the detection of CMOS open 
fa u lts  in the original one is easier com pared w ith  the sim plified one. However, 
the sim plified transm ission gate w ill be used as the basic prim itive in the general 
circuit im plem entation during this research for the reasons outlined  above.
In order to provide the com plem entary ou tp u t the final im plem entation of  
the basic cell is show n in Fig. 2.29.
2.6 SOS CMOS Implementation Of The Transmission Gate Array
CMOS circuits bu ilt on a sapphire substrate, nam ely SOS CMOS, have 
several advantages over those built on bulk silicon:
1. Few er processing m asks
Fig. 2 .30  sh ow s the cross-sectional structures o f single crysta l silicon  
CMOS and SOS CMOS. Table 2.7 g ives the CMOS fabrication sequences o f  
bulk-CM O S and SOS CMOS. Comparing w ith  bulk-CM O S, SOS CMOS needs less 
processing steps. Once a su itab le  in su lating  layer has been produced, it is 
re la tive ly  easy to build .
2. Packing density:
U ndoubted ly , the m ost im portant attribute o f SOS for applications 
dem anding large com ponent num bers on a chip is its  extrem ely high packing 
d en sity  in com parison to bulk . Fig. 2 .30  illu stra tes that the inter-device region 
in a single crysta l silicon  process com prises a thick dielectric layer and an 
und erly in g  doped region or "channel-stop". U n fortu n ately , typ ical isolation  
w id th s are undesirably high, perhaps as great as 3 -4  fim , even  for processes w ith
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m inim um  geom etries o f 1.5 f im.  In contrast, a mesa isolated SOS CMOS 
technology utilising  1.5 /xm geom etries w ith  a thick or thin insulator could  
ea sily  exploit an in ter-d ev ice  separation o f the m inim um  dim ension, 1.5 y,m. As 
ind iv idu al transistors in an SOS CMOS process occupy discrete isolated regions 
o f silicon , further im provem ents in packing d en sity  arise because there is no 
need for area consum ing substrate or w ell contacts as used in bulk technologies; 
com m only  SOS device islands arc e lectr ica lly  floating during operation.
3. Design:
The design o f custom  and sem icustom  products in any silicon technology  
places severe dem ands on both design tim e and expertise. For bulk silicon  
CMOS processes, geom etric design data are com plicated and rules specifying  
a llow ab le  intra-and inter m asking layer feature separations are num erous. The 
situation  is su b stan tia lly  easier for SOS, how ever.
Considering for exam ple, the placem ent o f  n-and p-channel transistors 
w ith in  a CMOS circuit design. In bulk processes, to achieve the highest packing 
d en sity  it is advantageous to place groups o f  p- and n-channel transistors 
together in a block; in th is  w a y , the space p en alty  associated w ith  w e ll contacts 
and w ith  lateral d iffusion  o f  the w e ll edge is reduced. Doing th is may  
com prom ise speed perform ance though, because the total interconnect between  
com ponents w ill a lm ost certa in ly  be increased. No such com prom ises are 
necessary in SOS designs, because ind iv idual transistors m ay, w ith o u t penalty, 
be placed w herever conven ien t in the layout. In SOS design, it is possible also to 
butt together n- and p-channel device islands (n o t possible in bulk CMOS 
because o f the necessary w e ll-su b stra te  in terface), enabling realisation of  
com ponents such as transm ission  gates in ex trem ely  sm all areas.
4 . Latch-up:
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The dem ands on design expertise and tim e are lessened also for SOS CMOS 
technologies, because o f the elim ination o f "latch-up" [28] U nw anted bipolar 
transistors are inherent in any single crysta l silicon CMOS process. In this 
"latched" condition currents o f sufficient m agnitude can flow to corrupt circuit 
operation or even destroy fu n ction a lity . R ecently, latch-up in bulk CMOS has 
been ex ten sive ly  studied. It has been dem onstrated that the phenomenon can be 
effectively  suppressed, but to do this reliably dem ands careful, often  area 
consum ing design [29] or the use of heav ily  doped substrates w ith  ep itaxially  
grow n surface layers o f th ickness and doping density  appropriate for active  
device fabrication [30]. Once again, SOS. to ta lly  im m une to latch-up w ith  no 
additional cost or packing density  penalty, em erges as superior to bulk silicon.
5. Speed and power consum ption:
The SOS CMOS circuits are fast because the insulating sapphire reduces 
junction and other parasitic capacitance that s lo w  dow n the bulk silicon circuits.
The reduced output node capacitance associated w ith  SOS also im plies a 
decrease in dynam ic pow er consum ption. The speed-pow er product o f SOS 
CMOS is unm atched by any other technology except I 2L . see Fig. 2.31 [25].
6. Problems:
A typical SOS substrate costs approxim ately ten tim es more than a single  
crysta l silicon equivalent. More fundam ental though are the properties o f the 
epitaxial silicon layer, the sm all lattice m ism atch betw een the sapphire substrate  
and the silicon  film gives rise to crysta llin e  defects w ith in  the layer, the d en sity  
o f w hich increases as the interface w ith  the sapphire is approached [31]. These  
d efects  affect MOS transistor perform ance by degrading carrier m obilities and 
increasing off-state leakage current [32]. To im prove th is som e supporting
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technologies are needed [33][34].
The selection  o f CMOS bulk or SOS technology depends upon m any factors. 
Table 2.8 illu stra tes a com parison o f som e advantages and som e disadvantages. 
It can be suggested that if  su itab le technologies are available, SOS CMOS can be 
used as an ideal technology to im prove the perform ance.
2.7 Conclusion
A basic cell, the m ultip lexer, has been chosen as the prim itive for the gate 
array research. This cell is se lf-fu n ctio n a l, and can realise any logic circuits, 
both com binational and sequential. The CMOS technology has been adopted as 
the basic technology in th is research, and SOS CMOS is suggested to be the ideal 
technology for achieving u ltim ate  gate array perform ance.
The basic structure o f  the chosen prim itive is form ed by a transm ission  
gate circuit configuration. T his a llo w s both logic reduction and a more efficient 
layout w hich decreases d ie size sign ificantly , and thus low ers cost.
- 2. 25 -
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Table 2.1 Choice o f Functional Prim itive
sm all
sim ple p rim itive eg.
2 -in p u t NOR gate
1
sm all silicon  area per cell
I
large num ber o f ce lls  required 
to realise higher level macros
I
high in ter-ce ll connection density  
over short in ter-cell distance
I
large w irin g  channels necessary
i
long in ter-ce ll interconnect 
slo w in g  cell action
large
com plex pow erful prim iotive
large silicon area per cell 
1
few er cells required to realise 
higher level macros
low er local inter-cell connection  
density
I
sm aller w iring channels
i
inefficient in use as low  pow er  
functions
Table 2.2 Statistics for m inim um  3-input ULG.2, 3-input 
N A N D , and 3-in p u t NOR realisations o f all 
256 fu n ction s o f n ^ 3
! 1 1 1 1
i 1 ! 1 1
! 1 1 1 1 
■____ _ j j ' i
i!
1
! Total num ber o f ce lls  or gates
I
to realise all 256 functions
1----------------
683 1118









j Average num ber per function 2.67 4.36 4.39  ;
1









j Average num ber of ce ll/g a te
1







| Average num ber o f leve ls  in
1
| cascade per f unction
!I




max. num ber per function 3 5
i
5 !
Table 2.3 Input connection patterns for the six ULG.2 configurations as 
defined in Fig.2.5 in order to realise all functions on n ^2 independent input 
variables.
o u t p u t  ( u n c t i o n  
( ( * )



































Note: 1. realisation marked * a lw ays requires an additional external
negation of the output to realise f (x )
2. alternative input patterns are possible for certain functions, for
exam ple to m axim ize 0.1 inputs and minimize x, .x, inputs.
Table 2.4 ULG.2 versus N A N D /N O R  statistics for 
n < = 3 function  realisations
Type of circuit l„ f, In, 3-input NAND 3-input NOR
Total no. of input 
and o u tp u t term inals 
per cell or gate
4 4 4 4 4
com parative circuit 
com plexity of ULG.2 
candidates, see Fig.2.5 
Total no.of ce lls/ 
gales required for 





not so simple 
625 1118 1124
Average no. per 
n <3 function
2.38 2.38 2.44 4.36 4.39
Average no. of 
input and ou tp u t 
connections per 
n ^ 3  function
9.52 9.52 9.76 17.44 17.56
Average no. of 
cell/gates in cascade 
per n <3 function
1.91 1.88 1.88 3.01 3.01
C om plexity of n > 2  
syn thesis  algorithm
difficult sim ple sim ple sim ple sim ple
Table 2.5 2/im si-gate CMOS process electrical
















Co, 12.55 15.34 X10~4p f  //im 2
-0.125 0.125 /xm
AIV' 0.6 0.9 /xm
r 0.75 1.03 X10 ~Ap f  / /xm 2
Cpolyf 0.47 0.53
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Table 2 .6  2jum Si-gate CMOS process device
param eters ( n-we l l ,  23*c)
j n-channel p-channel j U nits
i  I  •
I |
Param eter : | j
\ M in Max ! M in M ax !





180 220 cm 2!v.s
K ’ j  35 50  !1 11 17 fj.mho / v
N 11 3
1






0.3  | 0.3 0.38 vAT
L diJ 1 0.11
0.15 ! 0.3 0.4 fj.m
X j j. 0 .14 0.21 0.42 0.6 i
Rpolv ! 20i
50  J 20 60 j C l / a
Cj* 1.0 1.6 ji
6 .0 7.7 j  10“V /  / fxm 2
Cjp 1.25 1.8 1
3.75 5.4 | 10-4/*/ //*m
i
Rdi$ 20 50  |j
80 120 ft/o
j






0.04  j 0.04 i
i
*0 \ 0.14 j 0 .06 !
Table 2.7 CMOS fabrication sequence
11
!
Bulk-CM O S SOS CMOS
. .i
ii
j  1. M ask 1 active area
1
1. Mask 1 silicon islands
i
i 2. M ask 2 w ellj 2. Mask 2 ’w e l l ’
i  3. W ell ion im plantand drive-in 3. Gate oxidation
4. M ask 3 n-field 4. Mask 3 gate
5. N -field  ion im plant 5. Mask 4 A7 + source/drain
: 6. M ask 4 p-field 6. jV + ion im plant
; 7. P -field  ion im plant
i
7. M ask 5 />+ source/drain
8. Field oxidation 8. P*  ion im plant
9. Gate oxidation 9. M ask 6 contacts
; 10. M ask 5 gate 10. M ask 7 m etal
I
11. M ask 6  N + source/drain
12. Ar+ ion im plant
13. M ask 7 P+ source/drain 10 major fabrication steps
14. P*  ion im plant 7 m asking stages
15. M ask 8 contacts
16. M ask 9 m etal
16 major fabrication steps
9 m asking stages
Table 2.8 CM O S/Bulk and SOS comparison
i
j A dvantages o f SOS compared to bulk
i- ....................... - - -
Disadvantages of SOS compared to bulk
low er parasitic and junction capacitance parasitic edge leakage
i
low er pow er dissipation back-channel leakage
low er propagation delay lithography problem
higher packing density defects and strain o f film
radiation hardened reduced m obility  - n-channel
reduced "latch-up" s im p lic ity  in design sapphire variability
x  2















a) ULG.2 based upon Equation (2)
(b) ULG.2 based upon Equation (4)
(c) Cascade of ULG.2’s for 3 inputs






Fig.2.2 Basic storage elements based upon Fig.2.1 (a)
(a) Type RS lalch; R=0.S=0 quiesent: R=l. S=1 forbiden









Fig.2.3 Possible outline bipolar realisations of ULG.2 and ULG.3 variants












































. 4  «
(a) 8-bii even-parity checker
( b ) l ull adder, when p=0 
s„=A'„a»;
c r. - X n y„ + A '„  c , ,  - \ + y „ c „
Hull subtracter, when p=l 
A, =A'„ #)'„ 4>/?„ 
Bn = X n Yn + Y n Bn- x+Y n Bn_ i








(e) Clocked type D with 
direct-set and direct-reset
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Fig.2.12 f t is constructed with a transmission gate
V, r X
I




Fig.2.14 Ihe transmission of logic 1
Ip
\
Fig.2.15 Hu- working state oJ a n-channel transmision 
gate when propagating logic 1
I*ig.2.1(> The "on" resistance when propagating logic 1
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Fig.2.18 Conditions when propagating logic 0
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Fig.2.30 (a ) Cross-sectional structure of single crystal silicon CMOS
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CHAPTER 3
LOGIC DESIGN USING ULG.2 C A N D ID A T E I'L
3.1 In tro d u c tio n
The ULG.2 candidate / , ,  the multiplexer, has been chosen as the standard 
cell in the gate array. Since it is a universal logic module, any combinational and 
sequential circuits may be realised by using this module. In this chapter, we will 
show how to achieve the realisation of logic circuits by using the ULG.2 
candidate / ,  in different ways.
3.2 Basic P rop er t ie s  o f  U n iv e r sa l  Logic M odule  N e tw o r k s
Fig. 3.1 shows a two-input universal cell whose input/output relationship 
is given as
F — k (ix  j.v 2 +  k ,x i* 2 + k 2 -v \ X 2 + k vv j.r 2 (3.1)
Any of the 16 switching functions of tw o variables can be realised by assigning 
the value 0 and 1 to the coefficients k 0 , k  lf k 2 , k 3. An examination of Equation 
(3.1) shows that if a universal cell realises some function f (x , ,  * 2), it can be 
made to realise the complement function f (x , ,  x 2) by complementing the 
coefficients k  u , k  j ,  k 2 , and k  3 . Thus the complement of a function realised by a 
network of universal cells is obtained by simply complementing the constants 
it 0, k  j. k 2 and £ 3 of the output cell. This result is stated formally as follows
Lemma: 1
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If a network of universal cells  realises the function f (x )=  f ( x , ,  x 2  xn ),
then the same network can also realise the function / (x ).
Another usefu l fact derivable from (3 .1 )  deals w ith the complementation  
of one or more inputs to the netw ork. Let f (x /x , -> v )  denote the (unction  
derived from f (x )  by replacing 1 he variable x,  everyw here by the new variable 
y. From (3 .1 )  it is clear that to form f(x  , ,x 2/x  ,-»* j) it is necessary to 
interchange the value o f  k 0 with that of  k 2, and the value of k , with that of k 3. 
Similarly, to complement x 2, interchange the value o f  k „ with that of k ,, and 
the value o f  k 2 w ith that of k v  Thus in order to form f(x /x ,  ->x,  ),one needs 
only  make the appropriate interchange of  constants at those universal cells  
having x, as an input. Staled form ally , this resull becomes 1he following:
Lem in a 2 :
If a network of  universal cells  realises the function f(x ) ,  then the same 
network can also realise the function /  ( x /x ,  -»jfi ).
From Lemmas 1 and 2 and from the fact that /  d ( x  ) =  /  ( x  ),where /  J (x ) is
the dual o f  f (x )  and /  (x ) = -F (x ,-* x ,), i= L 2  n, the fo llow ing  corollary
results.
Corollary 1:
If a network of universal cells  realises the function f (x ) ,  then the network  
can also realise /  d (x ).
Another useful result is the fo llowing:
Lemma 3:
If a network of  universal cells  realises the function f(x ) ,  then the network  
can also realise /  (x /x,  -» 1 ) and /  (x /x,  -»0 )
- 3. 2 -
Proof:
First consider a simple cell having input x and y . Such a cell salisfies the 
equation
/  (.v ,v )= x ( k 0 v + k 2y ) + x  ( k Lv + k 3y )  ̂ ^
The f unction /  ( x  .x /y —* 1 ) may be oblained from (3 .2 )  as fo llow s. If k 2= 1
then set £<,= 1 , otherw ise s d  £„=(). and if £ 3= 1 , set k ,= 1 ; otherwise set k ! = (). By
applying this procedure to all cells  in 1he network having x,  as an input, the




Let N be an arbitrary combinational network of  universal cells  having a 
single output and n-input variables x , .  * 2. X, @X„ , and Xn OXl 2 OXlr .
for r=1.2..... n:i=1.2......n: and XIJeXIJ ,XtJ. and where © and O are the Exclusive
OR and the coincident product, respectively.
Proof:
The proof o f  trivial cases f (x )  =0 and f (x )= L  can be obtained by setting the 
constant's inputs at the output cell to all 0's and all l ’s respectively. Therefore.
w ithout loss of sensit iv ity , assume the function of x ,  , x 2 ......  x u is to be
realised. Since the network is made up of universal cells, each cell may be made 
to realise the A N D  function and thus the outpul of the network having the n- 
input variables is the product of these variables.
Lemma 3 a l lo w s  the product o f  any subset of these variables to be obtained  
and Lemma 2 a l lo w s  the complementation of  any variable, thus all products of  
literals may be obtained.
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By application of  Lemma 1 to the product lerms, the sum term is produced.
By identical arguments, the function X, i®Xj2.. MX,, and Xn 0A'/2 -OX,, are 
also realisable.
3 .3  Sonic  G eneral O b ser v a t io n s  o f  Logic Design U sing  ULG.2 can d id a te  j ,
The theoretical justification for the em ploym ent of the transmission gate 
(m ultip lexer  gate) for the synthesis  of combinational circuits w ill  now be given.
It is well known (1 ][2] that a m ultiplexer is capable o f  implementing any  
combinational (Boolean) f u n d  ion of a given order.
As an example, consider the w e l l-k n o w n  sum of miniterms form for 2nd  
order (n = 2)  Boolean function:
/*" (  X  | , AT 2 )  =  (< Z )(.Y 1-V 2 +  a  ]X  l-V 2 +  ^  2X  ,*2 +  a  .V* 1 *  3 )
which may be factorised as
/  (x 1 .at 2 ) = [x 2(a <,x j + a 2 .y  ] ) + x  2(a jX j + a 3x ,)]
Hach inner bracketed expression may on ly  take the values x , ,  j c 0  or 1 . 
This equation has the general form
/  ( x  , . x 2) =  ( x 2p + X 2q ) .  p  , qe(o  , 1 . x  x  j)  
which  is the general form of a m ultiplexer. This method of  factorisation can be 
show n [ l ]  to extend to any order o f  function. Lor example, n=3
/  (X , .X 2 >x* 3) = (aoXjX2X3 + Q jX jX 2X 3 + a 2x 2x 2x 3 + fl 3X iX 2x 3 
+ a 4x jX 2x 3 + a 5x , x 2x 3 + a 6x 1x 2x 3 + a nx !X2x 3) 
after factorising
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/  ( x  j. x 2- X 3) =  [ x  3(a„.r j.v 2 +  a 2 *  i-x 2 +  a Ax  2 +  a hx  i x 2)
+  x 3( a  i-v , x  2 + a vv , x  2 +  o  5.v ,.v 2 +  a  7.v ,.v 2)] 
where it may readily be seen 1 hat each inner bracket is the previous general 
term (x^p+x q̂ )• Hence the standard m ultiplexer module which can realise any  
given function f ( x )  is confirmed by this algebraic synthesis, see Fig. 3.2.
In general, the m ultiplexer universal logic module can be used for any  
logical circuit. The first step in deriving the form of a k-input m ultiplexer
universal logic m odule is to use the Shannon [3] expansion to expand a k+1-
variable sw itch ing  function about k variables as show n in (3 .3 )
/  ( xk .xk
=  Xk x k _! • • • X i f  (0 .0 ,
+  x k x k _i ■ ■ ■ x  i f  (0.0....1 ,x„)
+  ...
+  *1  X k —1 ' ‘ '  - V , , /  (1.1....1.X,,)
where the variables , i = l , 2  k, are called the expansion variables, and the
function /  ( j k , jk y i-t„). j, =0 , or 1 , are called the residue functions.
Let
C; =  Xj  + j
where i=0 , l , . . . ,k - l  (c, is called the ith control input)
S, = /  (A  Jk - 1  y'1^ 0 )
where [r ]10=[yi , jk _i, . . . , j  J 2 (5, is called the ith selected input)
f  k + \ = f  * k - l  Xi.X{))
( f  l +1 is the k + 1 ULG function)
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liquation (3 .4 )  is equivalent to the I/O function for a 2k to 1- or k- 
control-input m ultiplexer. The exam ple show n in Fig. 3.3 illustrates how  a 
m ultiplexer may be used as a ULG.
/  ( .V  2 , X  1 - V  , , )  =  . V 2 . V | . V <( +  X 2X  I +  . V i X i A ' , ,
which can be rewritten as
/  ( .V  2 - V  1 , .v  , , )  =  X  2-V | ( . V  „ )  +  X  2 V j (  1 )  +  X  2X  j ( . V  ( i )  +  X  2X  j ( 0 )
where C „ = x j . C , = x 2
S  i) ~  x  3  1 =  1 - ^  2 ~  x  O’ S  3 =  d
An interesting feature of  m ultiplexer arrays is that their topology is fixed,
their function  is determ ined so le ly  by the connections made at their periphery. 
Indeed, in practice, (n -1 )  variables may be connected without recourse to any  
functional considerations. The remaining variables, its inverse and logical value  
0  and 1 com pletely  determ ine the function by the connection at one edge of  the  
array on ly .
This typ e  o f  array is thus o f  som e practical interest, particularly when  
sm all num bers of variables are invo lved , where an uncom m itted or universal  
array is required. Its practical disadvantages for general IC design are:
1. A n y  single n-th order function is unlikely to em ploy  all  
cell variables. For example, /  ( x ) = a , is one 3-rd order 
function . By using a m ultip lexer structure, which is show n  
in Fig. 3 .2(a). this f (x )  can be realised using three
m ultiplexer cells. A ctua lly ,  tw o  of them will be enough, as 
show n in Fig. 3.4.
2. The "pyramid" structure is unsuitable for optimum  
layout, see Fig. 3.5. Some cells could be wasted by not being 
used.
3. The general topology gives rise to large - perhaps 
prohibitive-signal delays. For example. Ihe general topology  
for 4-input variables. /  ( a- ,..v2..v v a  4), is show n in Fig. 3.2. If 
the signal delay of a multiplexer cell is considered as one 
unit, three units of such delay w ill  be* produced. When n 
increases, the signal delay w ill increase as n times as much.
3.4 P oss ib le  S y n t h e s i s  M ethod  w i t h  A U n iv e r sa l  A r r a y  T op o logy
If w e retain the general topology of the Universal array, see Fig. 3.2. it is 
possible to establish a synthesis  method by proceeding as fo llow s:
Given: j  (.v,..r2  x„ )= /  ( a- )
Re-express as
/  {x ) =  Xi f a ( x l . x 2 &  x„ ) + x, f h ( x 1. x 2.■ ’/ ' -------   )
where f  ( x x.x2  x„ ) denotes a function independent o f  variable x , .
N ow  each sub-fu nction  can also be re-expressed as
f  ( x  )  =  Xi  [ X j  f c ( x  2  ? { y j  X .,  )  +  X j  j  j  ( x X' X 2 . . . . y ,  J f j  X„  ) ]
+  X i  [ a - ,  f c (a*  , ..V 2  X i  .* ! . )  +  * , / * •  1 ’X  2 ............... X i X j .................
This procedure can be continued until all variables have been accounted  
for. This process is exactly  that of  the factorisation given in section 3.2; each
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stop of the procedure corresponds to a m ultiplexer stage in the universal array. 
As an example, consider the case shown in Fig. 3.6.
The function, n=4, is first decomposed into tw o  disjoint sub-spaces  
( x 4= l .  and x 4= 0 ), and the tw o  resulting n=3 functions plotted. These in turn are 
divided into tw o  sub-spaces (.v 3= 1 , and * 3= 0 ) .and these four n= 2  functions  
plotted. At this stage it w ill  be noted that 3 o f  the n=2 functions are solved, 
they are n = l  order. The fourth tree branch x A.x$,x2 must be again divided into  
tw o  sub-spaces ( x 2 = 1  a n d x 2= 0 ), giving rise 1 0  1he so lved  functions as shown. 
The equivalent m ultiplexer solution is therefore as finally show n in Fig. 3.6.
Note that for the universal array, see Fig. 3.2, 7 cells w ou ld  be required, 
whereas, in this specific case, 4 cells  on ly  w ill  suffice. It should  be noted that the 
choice of variable for "division” at each stage was chosen as a- 4  fo llow ed  by .v3, 
fo llow ed  by .r2. H owever the choice of order of variables for division is likely to 
affect the final number of cells  required for implementation.
Suppose that at level 2 in the example show n in Fig. 3.6, x 2 was chosen as 
the division variable. The result is show n in Fig. 3.7. W e see im m ediately that 
the direct implementation gives 6  cells in this case. However, tw o  of the level 3 
cells  are identical and may be merged. Fig. 3.7 gives a 5 cell realisation compared  
w ith the 4 cells  of Fig. 3.6.
W e may conclude from this sim ple example, therefore, that the choice of 
order of variable for division is important for minimisation of  the number of  
cells  required for a given synthesis . In order that a synthesis  w ith  minimal  
number of  cells  be generated, it can be postulated that the choice o f  variable for  
the division be made at each level so that the remaining function shall each be as 
"simple” as possible. By "simple” it is meant o f  course that they should be able to 
be synthesised w ith  the minimum number o f  cells. This is not a criterion which
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is easy to define m athem atically  because it requires some methods o f  measuring 
the "complexity" of a given fu n d  ion. Certain m ethods have been presen led for 
reducing the number o f  cells  which w ill  be used for a logic circuit, such as ULM 
implicants and a numerical expansion technique. For more details see references 
[4][5]. However, in general, techniques involve some trial and error choices, and 
do not a lw a y s  guarantee an absolule minimum number of multiplexer cells.
It has been show n that economic function realisations using m ultiplexers  
are possible if a function has redundant variables and/or  sym m etries [b]. The 
detection of  redundant variables and function sym m etries can be found  
published in [7][8][9]. Here w e give a brief review.
a. Variables redundancy.
A variable x, o f  a combinational logic function /  ( x ,  x„ ) is said to be
redundant if f i x  i  x ,_ j .0 . .v ,+1 x„ ) =  /  (x ,  .xv _ j . 1 .x, +1.....X„ ). It means
the function remains invariant whichever value the variable x t takes.
Thus
/  (x i ........... x„ ) =  / ( x , ...........x , _ 1(0 .x ,+1.............x„ )
or
/  ( * J ............X„) = f  ix , ...........X ,_,,1 .X;+1 .v„ )
Thus the dimension o f  /  (.v, x„ ) is reduced from n to n -I .  From the
Fig. 3.8 approximately half  o f  the modules can be removed. Furthermore, 
m odule 1 can be deleted because its input function is the same as its output  
f  unction.
b. Equivalence Sym m etry  in (x, , x , )
A function /  ( x ,  x, ,xy  xn ) is said to be equivalently  sym m etric  in
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(x, , x j ), expressed as EsU, ,xj }, if
/  (A'j, . . . ,0.0, . . . ,A'„ ) = /  ( .v ,.....1,1 x„ ). i ^  j
Fig. 3 .8(b) illustrates that approximately one quarter of the m odules can be 
saved if there exists equivalence sym m etry  in (*, .*y ).
c. Non-equivalence Sym m etry  in (x, ,xy )
A function / Cv j .v, ,x} .......... .v„ ) is said to be non-equivalence
sym m etric  is (x, ,xy ], expressed as NEs {*, ..vy } if
/  (.v j 0 . 1 .....-Y„ ) = /  (x , .....1 . 0  v„ )
Note that the function /  (.v,  x t .xy  x„)  remains invariant when and
Xj interchanged if both .v, and x> are 0 or 1 . Thus if a funclion has non­
equivalence sym m etry , there must be the fo llow in g  relation;
/  (v i  v, . x j  r„ ) = /  (a- ,  X j * ,  x„ )
Fig. 3 .8(c) sh ow s that approximately one-quarter of the m odule can be
deleted if there exists a non-equivalence sy m m etry  in x, . x j . Z.M.lotti and
A.J.Tosser [6 ] have studied the use o f  m ultip lexers to realise sw itching functions  
having these particular properties and produced a procedure for that realisation.
3.5. Design o f  M u lt ip le x e r  U n iv e r sa l-L o g ic -M o d u lc  N e tw o r k s  U sin g
Spectra l T ech n iq u es
In the previous section it has been show n that multiplexers can be used as 
universal logic m odules in the design of combinational logic networks. The  
structure of  networks designed in such a w a y  is based on Shannon’s expansion 
theorem. The network structure o f  m ultip lexers is show n in Fig. 3.9. For 
example, an nth order function can be expressed by the equation
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/  ( x  1 .X 2  X„ )
=  x  xx 2f  ( 0 . 0 . x  3  x„ )
+  X xx 2f  ( 0 , 1  .A'3..... X„ )
+  x  \ X 2f  (1.0.x 3 ..... x„ )
+  x  xx 2f  ( 1 , 1 . x  3 ..... X„ )
where x ,  and x 2 are 1 he control variables of the multiplexer module, and the 
residue functions /  ( x 3. . . . , x,, ) are applied to the four data inputs. The latter 
function may be decomposed in the same maner. However, the choice of control 
variables can greatly influence the com plexity o f  these residue functions.
In the fo llow ing  analysis, f ig . 3.0(a) w ill  be chosen as a single universal
unii.
N ow , if the m ultip lexer m odule has v control variables and no reduction of  
circuitry has taken place, there w il l  be one m odule at the final level, 2 ' modules  
at the next, 2 2" at the next,etc. (see Fig.3.9(b)) Thus the total number of  
m odules is l + 2 ‘ [ l + 2 ' ( 1 + 2 '(...))]. It is clear from this equation that finding a 
m odule to be redundant nearer the final level is most advantageous in terms of  
reducing the overall number o f  m odules in the circuit.
There are three conditions for a residue function which make a multiplexer  
m odule at the next lower level unnecessary, as fo llow :
1). When one o f  the data inputs equals the trivial function 0, 
or 1
2 ). when one o f  the data inputs equals a trivial single  
variable function x* ( k= l t o n )
3). w hen tw o  o f  the residue functions are identical, or are 
com plem ents o f  one another. In the first case tw o  data inputs  
may be connected together; the latter condition can be
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realised by using the complement output of one cell if this 
facility  has been provided on the gate array.
3.5.1. R a d em ach er-W alsh  S pectru m
There have been many papers published recently on the use of Rademacher- 
W alsh spectra in the design of combinational logic circuits [ 10][ 11][12].
Let f ( x )  be a Boolean function w ith  x = ( x , . . r 2 .... x„)  a set of  Boolean
i = n
variables. Let f ( v )  denote the value /  (\* j  v„ ) where v =  £ v , 2' -1 • z
( = i
colum n vector whose vth element is f (v ) ,  O^v ^ 2 " —1 .
The Hadamard spectrum of f (x )  is given by 
R = T" X 
W here 7’° = 1
7’" =
j ' n  — l p n  — 1 
p n  —1  p t t  —  1
The inverse o f  [Tn ] is ~̂ —[Tn ]. Clearly the spectrum of a Boolean function
2"
is unique, since the original function is a lw a y s  obtainable from its spectrum by 
inverse transformation.
As an example, consider the 3-variable function
f  (x ) = (x jX 2 + x xx 2 + x 2x 3)
whose truth table is show n in the Table 3.1.
Using the Rademacher-Walsh transform, which is a reordering of the row  
order of the Hadamard transform matrix, w e  have:
[7’] x  Z]  = R]
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+  1 +  1 +1 + 1 +  1 +  1 + 1 +1 1 - 2
+  1 +  1 +  1 +  1 - 1 - 1 - 1 - 1 1 + 2
+  1 +  1 - 1 - 1 +  1 +  1 - 1 - 1 - 1 + 2
+  1 - 1 + 1 - 1 +  1 - 1 +  1 - 1 - 1 + 2
+  1 +  1 - 1 - 1 - 1 - 1 + 1 +1
X - 1 — + 6
+  1 - 1 +  1 - 1 - 1 +  1 - 1 +1 - 1 - 2
+  1 - 1 - 1 +  1 +  1 - 1 - 1 +1 - 1 - 2
+  1 - 1 - 1 +  1 - 1 +1 +  1 - 1 - 1 + 2
From this the spectrum R] w ou ld  conventionally  be written and identified 
as follows:
r<, r , r 2 r 3 r ,2 r 13 r 23 r  123
-2 +2 +2 +2 +0 -2 -2 +2
The meaning of these spectral coefficients briefly is as fo llow s:
r,| = ( no. of 0 ’s in f (x ) )  - ( no. o f  l ’s in f (x )  )
r ,  = correlation between input x ,  and output f(x ) ,
=ag ree m en ts-d i sag ree rn en t s )
r 2 = correlation between input a 2 and output f (x )
r 3 = correlation between input a 3 and output f (x )
r  12 = correlation between input combination x 1@x2 and output f (x )
r 13 = correlation between input combination x i # x 3 and output fCx)
r 23 = correlation between input combination a 2<Px3 and output f (x )
r 123 = correlation between input combination a j # x 2flb: 3 and output fCx)
fhe principal properties of the spectral coefficients and the transform  
matrix are as follow:
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1. The transform matrix is orthogonal, and therefore non 
singular, which means 1 hat there is no information lost in R] 
concerning the minterins in / ] .
2. In its Hadamard row order, the transform is in a 
sym m etric  form, so that, disregarding a scaling factor the 
same matrix can be used for both the forward and the 
inverse transform operation. This is not, however, the case 
for the Rademacher-Walsh row order.
3. Hach spectral coefficient gives a correlation value between  
the function f (x )  and a standard trivial function such as 
individual inputs x lt ,v2  or x j{P.v2 .....
4. The magnitude limits of  each spectral coefficient are ± 2 ", 
which occur when f (x )  and the correlating function are 
either identical or complem ents of one another, respectively.
For more details see references [7][13].
3.5.2. Application to ULM Gate Array Design
The decomposition procedure carried out by the inverse Radcmacher-Walsh  
transform corresponds to the logic operation performed by a m ultiplexer  
module. Thus by consideration of  on ly  2 ' spectral coefficients, inclusive o f  r 0, v  
being the number of control variables, a direct indication can be gained of the  
merits o f  such a decomposition for realisation by a multiplexer assembly. Each 
elem ent o f  the resulting vector gives an indication of the value of r 0 in the
decomposition area x t Xj... ,  i.e. Rn*iXj   Thus the value o f  R 0XfX in the
resulting vector w il l  give an indication of which, if any, o f  the three conditions  
described in the beginning may be present for a particular choice of control
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variables. For example:
a). 11 R (iXiX . = ± 2 " , then 1 his decomposed area is fu ll  of 0 ’s 
or fu l l  o f  I s ,  and hence a 0  or 1 can be applied to the  
corresponding data input.
b). If R i)x x ^ 0 ,  then there is no possibility of connecting  
xt , k - i  , j , to a data input, since there is an uneven  
distribution of  Fs and 0 ’s in the particular area.
cj. A necessary, but not sufficient, test for data inputs to be 
identical is that the value o f  r„ in each area must be the  
same. If the input functions are exact com plem ents o f  one 
another, then the respective value  of  r„ w il l  be equal and 
opposite. Thus a simple test is for Ro^l xJ 1 1 = ± ôx,% 12* scc 
result ( ii)  below.
As an example, consider the 5th order spectrum:
r 0  r  1 r  2 r  3 r  A r  5 r  012 r  013 r 014 r  015 •••
-12 -8 +4 +12 -8 +4 0 -8 -4 . . .
Assum ing m ultiplexers w ith  tw o  control inputs are being used, the 
decomposition about x ,  and x A can be found by operating on r ().r .̂r A.r in4 as 
fo llows:
+ 1 + 1 + 1 + 1 - 1 2 - 3 2
*°XiT«

















From this resulting vector it is seen that:
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i) x ,.v4 is a factor of the function, and thus a 1 can be applied 
to this particular dala input eliminating the need for one 
m ultiplexer m odule at the next (preceding) level.
ii) it may be possible to apply a trivial function xL to the 
x !-x 4 data input.
iii) , and hence there is a possibility that these
tw o  functions may be identical and that these tw o  data 
inputs could therefore be connected together and the same  
input signal applied to both.
If ( ii)  or (iii) is present, each w ill  also reduce the number of  necessary next 
level multiplexer m odules by one. Therefore ii can be seen that this particular 
decomposition w ou ld  necessitate em ploying a maximum of 3, and a minimum of  
1 m ultiplexer m odules at the next level of decomposition. N ow if the criterion 
for an optimum choice of  control variables is based on the minimisation of  
m ultiplexer m odules at the next level, then in this example any alternative  
decomposition that requires a m inim um  of 4 modules at the next level can 
autom atically  be discarded as not being an optimum choice.
However, in m any practical examples, tw o  or more optimum  
decompositions may occur at any particular level, each of  which requires the 
same number of  m ultiplexer m odules at the next level. Hence difficulty arises as 
to which to choose. It has been show n by Edwards & Eris [14] that the greater 
the magnitude of /?„, the greater the likelihood of  a simple function. In this 
context the larger the magnitude o f  R {), the greater the number o f  l ’s or 0 ’s in 
the function, and hence the greater the chance o f  detecting factors at the next 
stage o f  decomposition. A lso  as l/?0 l increases, the number of  possible functions  
w ith  that particular value  of R 0 decreases, and hence the chance of  identical 
functions increases. Hence the value o f £ l / ? 0vx ..I  for a particular
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decomposition gives a good indication of the usefu lness o f  that decomposition. 
Thus if in the example show n previously, the value o f  £ l / ? 0v , 1 is determined  
for each decomposition, then no1 on ly  may all decompositions that require a 
m inim um  of 4 m odules be eliminated, but also all those that require a minimum  
of 3 m odules where
I'hus by attaching this scheme of weighting to each decomposition, certain 
choices of control variables can be discarded very early on, by comparing each 
decomposition with that which requires the least maximum number of modules  
a1 the next stage, and the greatest value of E 1^ «•.,,* I-
It is also possible to underlake tesls  on the coset sum mation values, which  
again on their ow n w ou ld  provide necessary but not sufficient properties.
For example:
a). If one o f  the data inputs w as found to be a trivial  
function x, then all coset sum m ations R , , , . ( l ^ k  ) must
* A t j
equal 0, and in particular Rt A = ± 2" . Therefore if 
R , . v 0 or ±2" then this condition cannot be fulfilled.
b). If the same function w as required to be connected to tw o  
data inputs, and the respective values o f  R ( ) x were equal, 
then all the coset sum m ations must also be equal. Similarly, 
if the respective values o f  were the complement of
each other, then so must the coset sum m ations if the same  
functions were to be applied to the corresponding data 
inputs.
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Although the validation of condition (a) or (b) being present may require 
the testing of all (n-rn) primary cosets and all 1 ) coset values
respectively, the vast majority of conditions that are invalid w ou ld  be detected 
in just one or tw o  tests of these coset sum mations. Continuing, in order to carry 
out further similar syn lhesis  procedures on the next-level decomposed functions  
o f  each data input, the corresponding next-level spectra have to be calculated. 
However, since in general Rk x is the value  of rk in the area x , x j  multiplied by 
2 "', then performing an inverse transformation on each coset of coefficients not 
on ly  determines the best decomposition but also gives 1he value of the 
coefficients in each decomposed spectrum. Hence for a chosen decomposition, 
this operation w ould  have to be carried out every coset to determine the next- 
level spectra. As the scaling factor 2"' is uniform for every coset summation,  
there is no need to eliminate it for the next stage of synthesis. Note, that when  
determining each decomposed spectrum, there w ill  be no expansion of  data since 
each coefficient of  the original spectrum only  contributes to one value in each of  
the decomposed spectra. Therefore once the inverse transformation has been 
performed, the original spectral coefficients can be discarded. The choice of  
control variables for each next-level decomposed function can be independent of  
the other functions at the same level, but by doing this the chance of  tw o  or 
more data inputs having the same input function are minimised.
An example w ill  now be given to show  how to use these techniques. 
Consider a 5th-order function
/  (.V  )  =  (.Y ,.Y 4 X 5  +  X  j.Y 2-V 4  +  -V J.Y 2-V 3X  4  +  .Y 3X  4 .Y 5 +  X  j.Y 4X  5 )
w hose spectrum is
r ,  r 2 r 3 r 4 r 5 r 012 r 01, r ol4 r nl5 r 023 r 024
0 0 +12 0 0 +4 - 4  0 0 - 1 2  - 4  - 4
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r <>25 r 034 >‘ o35 r 045 r  123 r  124 r  125 r  134 r  135 r  145
0 0  +4 + 2 0  - 4  +12 0 0 +4 +4
r  234 f  235 r  245 r  345 r  01234 <*1235 r  01245 r  01345 r  02345 r  12345
- 4  0 0 +4 - 4  0 0 +4 0 0
Considering each possible final-level decomposition of f ( x ) about x xx 2, * 1* 3 , etc., 
each resulting second-order decomposition can be interpreted as fo llow s, giving  
the maximum and minimum number of modules required at the next level, and 
also the value of £ * / ? o * # » I*
Assum ing no external gates such as inverter or exclusive-OR gates are 
allow ed .
Decomposition
X  jA" 2
+1 +1 +1 +1 0 + 8
+ 1 +1 - 1 - 1 0 - 8
+ 1 - 1 +  1 - 1 X + 12 — + 16
+ 1 - 1 - 1 +1 - 4 - 1 6
Max. 4, Min. 4, £  1 R o 1 = 4 8
* 1 * 3
+ 1 + 1 + 1 + 1 0 0
+ 1 + 1 - 1 - 1 0 0
+ 1 - 1 + 1 - 1 X 0 — 0
+ 1 - 1 - 1 + 1 0 0
Max. 4 Min. 0 £ l t f 0 l = 0
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x lx 4
+ 1 + 1 + 1 + 1 0 0 ox
+ 1 +1 -1 -1 0 0 b.c
+ 1 -1 + 1 -1 X 0 — 0 b,c
+ 1 -1 -1 + 1 0 0 b.c
Max. 4 Min. 0 XI/?0 I = 0
* 1 * 5
+ 1 + 1 + 1 + 1 0 - 8
+ 1 + 1 -1 -1 0 +8
+ 1 -1 + 1 -1 X +4 — + 16
+ 1 -1 -1 + 1 -1 2 -1 6
Max. 4 Min. 4 £!/?,,! = 48
*  2*  3
+ 1 + 1 + 1 + 1 0 +8
+ 1 + 1 -1 -1 + 12 + 16
+ 1 -1 + 1 -1 X 0 — - 8
+ 1 -1 -1 + 1 - 4 -1 6
Max. 4 Min. 4 £ I /? 0 I = 48
*  2 *  4
+ 1 + 1 + 1 + 1 0 +8
+ 1 + 1 -1 -1 + 12 + 16
+ 1 -1 + 1 -1 X 0 — - 8
+ 1 -1 -1 + 1 - 4 -1 6
Max. 4 Min. 4 = 4 8
-  3. 20 -
X  oA 5
+  1 + 1 +  1 +  1 0 +  16
+ 1 + 1 - 1 - 1 +  12 + 8
+  1 - 1 + 1 - 1
X + 4 “ - 8
+ 1 - 1 - 1 + 1 0 - 1 6
Max. 4 Min. 4 £ I / ? 0 I = 4 8
.v vv 4
+  1 +  1 +  1 +  1 0 0
+  1 +  1 - 1 - 1 0 0
+  1 - 1 +  1 - 1
X 0 — 0
+  1 - 1 - 1 +  1 0 0
Max. 4 Min. 4 £ ! /? , ,  I = 0
+  1 + 1 + 1 +  1 0 + 8
+  1 +1 - 1 - 1 0 - 8
+  1 - 1 +  1 - 1
X + 4 — 0
+  1 - 1 - 1 + 1 + 4 0
Max. 4 Min. 2 521 / ? 0 1 = 16
X 4x  5
+  1 +  1 +  1 +  1 0 + 2 4
+  1 +  1 - 1 - 1 0 - 2 4
+  1 - 1 +  1 - 1
X + 4 — - 1 6
+  1 - 1 - 1 +  1 + 2 0 +  16
Max. 4 Min. 4 = &0
Key a = 1 or 0 data input (not present in this example)  
b = possible a, data input 
c = possible equal inputs
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(v )= condition b or c confirmed, see later.
Thus the smallest maximum number of next-level m odules is 4, which 
occurs on every decomposition with this particular given function, and the 
largest value of  £ l / ? o v<» I is 80. Hence all decompositions which have a 
minimum of 4 modules and £ l / ? o x#* I < 80 can be eliminated, i.e. there is no 
need to further consider the decomposition x j.v5, x 2x 3, x 2x 4, and x 2X j.
Thus the first coset of each remaining decomposition is investigated as follows:
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Decomposition
A*
2 '  I '
+ 1 +1 +  1 +  1 +  12 0
+ 1 +1 - 1 - 1 - 4 +  16
+1 - 1 +  1 - 1 X - 4 — +  16
+  1 - 1 - 1 + 1 - 4 +  16
Max. 4 Min. 1
+  1 +  1 +  1 +  1 +  12 +  16
+  1 +  1 - 1 - 1 - 4 0
+  1 - 1 +  1 - 1 X - 4 — 0
+  1 - 1 - 1 +  1 +  12 +  32
Max. 3 Min. 1
A i <
+  1 +  1 +  1 +  1 0 0
+  1 +  1 - 1 - 1 0 0
+  1 - 1 +  1 - 1 X 0 — 0





Max. 4 Min. 0
R Ix jV
+ 1 + 1 + 1 + 1 0 - 8
+ 1 + 1 - 1 - 1 0 + 8
+ 1 - 1 + 1 - 1 X - 1 2 — - 1 6
+ 1 - 1 - 1 +  1 + 4 +  16









R lx 4 '  S
+1 + 1 + 1 + 1 0 - 8
+ 1 + 1 - 1 - 1 0 +8
+ 1 - 1 +  1 - 1 X - 1 2 — - 1 6
+ 1 - 1 - 1 + 1 + 4 +  16
Max. 4 Min. 4
N ow  the decomposition x tx 4 has a maximum of 3 modules at the next stage 
and £  IR 0a I = 0 , and hence the decomposition * 3 * 5  and a 4. t5 need be considered 
no further. The second coset is then investigated:
R. 1 '  3
+ 1 + 1 + 1 + 1 0 0
+ 1 + 1 -1 -1 0 0
+ 1 -1 + 1 -1 X 0 — 0
+ 1 -1 -1 + 1 0 0
Max. 4 Min. 1
R 3x ,.x
+1 +1 +1 +1 0 0
+1 +1 -1 -1 0 0
+1 -1 + 1 -1 X 0 — 0
+1 -1 -1 +1 0 0
Max. 3 Min. 1




+1 + 1 +  1 + 1 +  12 0
+1 + 1 - 1 -1 - 4 +  16
+1 -1 + 1 - 1 X - 4 — +  16
+ 1 - 1 - 1 + 1 - 4 +  16
Max. 4 Min. 1
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No eliminations; therefore* the final primary coset is investigated:
+1 +  1 +1 +  1 + 4 0
+1 +1 - 1 - 1 - 1 2 - 1 6
+1 - 1 +  1 - 1 X + 4 — +  16
+1 - 1 - 1 +  1 + 4 +  16
Max. 4 Min. 3
Max. 1 Min. 1
R  5 v J v <
+  1 +  1 +  1 +  1 + 4 +  16
+  1 +  1 - 1 - 1 - 1 2 - 3 2
+  1 - 1 +  1 - 1 X + 2 0 — + 32
+  1 - 1 - 1 +  1 + 4 0
b , (  ^  )
b,( ^  )
b.( )
+  1 +  1 +  1 +  1 + 4 + 3 2 b,( )
+  1 +  1 - 1 - 1 + 4 - 1 6 c
+  1 - 1 +  1 - 1 X + 2 0 — +  16
+  1 - 1 - 1 +  1 + 4 - 1 6
Max. 3 Min. 2
As all the primary cosets have now been investigated, there can be no 
condition b in the * , * 3  decomposition. Hence the decomposition x xx A requires 
the least number of  m odules at the next stage. It is now  on ly  necessary to carry 
out the inverse transform on the remaining four cosets such that the spectra 
corresponding to each data input function can be determined.
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* 0 2 3 . *  , * «
+  1 +1 +  1 +  1 - 4 - 1 6
+  1 +1 - 1 - 1 - 4 0
+1 - 1 +  1 - 1
X - 4 — 0
+  1 - 1 - 1 +  1 - 4 0
* 025* ,* 4
+  1 +  1 +  1 +  1 0 0
+  1 +  1 - 1 - 1 0 0
+  1 - 1 +  1 - 1
X 0 — 0
+  1 - 1 - 1 +  1 0 0
*  03 5 v | * 4
+ 1 +1 + 1 +  1 +  4 +  16
+ 1 +1 - 1 - 1 + 4 0
+  1 - 1 +  1 - 1
X + 4 — 0
+  1 - 1 - 1 +  1 + 4 0
* 2 3 5 *  ,*<
+  1 +  1 +  1 +  1 0 0
+  1 +  1 - 1 - 1 0 0
+  1 - 1 +  1 - 1
X 0 — 0
+  1 - 1 - 1 +  1 0 0
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Thus ignoring the inherent scaling factor o f  4, the spectrum defining the 
function to be realised by the one module at the next stage is as fo llow s  :
r u  r 2  r  3 r 5 r  023 r  025 r  035 r  235 
0  +16 0  +16 -16 0  +16 0  
Function m ultiplexed by 2 r 3 r 5 r o 2 3 r o 2 5 r o 3 5 r 2 3 5
a) T ,x 4 0  +16 0  +16 -16  0  +16 0
b) T ,x 4 0 0 0  -32 0  0  0 0
c)  x j.v 4 0  0  0  +32 0  0  0 0
d )  x ,.v 4 0  +32 0  0 0 0  0 0
Function (b ) .(c ) ,(d )  above w ill  be im m ediately recognised as merely x s. x s, 
and a ' 2  respectively, thus confirming that it is on ly  function (a) which is a 
nontrivial function, requiring a next-level m ultiplexer module. Restoring the 
decomposition on function (a), w e have
Decomposition
j
+ 1 + 1 +1 + 1 0 0
+ 1 + 1 - 1 - 1 + 16 +32
+ 1 - 1 + 1 - 1 X 0 — 0
+  1 - 1 - 1 +  1 - 1 6 - 3 2
2 I/O inputs.
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+  1 + 1 + 1 +  1 0 +32
+ 1 + 1 - 1 - 1 +  16 0
+ 1 - 1 +  1 - 1 X + 16 — 0
+ 1 - 1 -1 + 1 0 -3 2
2  I/O inputs
3» s
+ 1 + 1 + 1 + 1 0 +32
+ 1 + 1 -1 -1 0 -3 2
+ 1 - 1 + 1 -1 X + 16 — 0
+ 1 - 1 -1 + 1 + 16 0
2 I/O inpuls.
As there is no real advantage in any one of these three decompositions over 
the other two. * 2 * 3  is chosen. By inspecting its coset, it is possible to determine  
whether the remaining data inputs are x s or x 5 as fo l lo w  :
+ 1 + 1 + 1 + 1 + 16
1
+32
+ 1 +1 -1 -1 0 0
+ 1 -1 + 1 -1 X + 16 — +32
+ 1 - 1 -1 + 1 0 0
Thus the realisation o f  this function in terms of m ultiplexer ULM is shown  
in Fig. 3.10. By using the n=2 transmission gate array, this realisation can be 
made as shown in Fig. 3.11
As this design procedure has a very system atic  approach, it may, w ith  
computer-aided-design resources, be applied to functions w ith  a large number of  
input variables. This design technique is summarised by the flow diagram show n  
in Fig. 3.12.
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The same example, which is show n in Fig. 3.11, w i l l  be designed using 1 he 
original module iree structure, random logic and a PLA structure. At this poinl, 
w e  may say that this one example could not provide the evidence as to which  
technique is the best, how ever, some differences between these approaches is 
demonstrated, and these differences are sum marised in a table.
1. M odule tree structure
Let us first re-structure the original function f (x )  into the suitable form  
for this design technique.
f  (  X ) =  A , A 4A <,+A 1.v 2 -V 4 + A  jA  2 -V 3-V 4 +.V 3 -V 4A 5 + A j.V 4A 5 
=  X  j.V 4.V 5(.V 2 -V 3 +.V 2 ^ 3 +-V 2-V 3 + A  2-V 3)
+  .V 1-V 2-V 4(-V 3.V 5+.V 3X 5+ .V  3.V 5+ .V 3-V 5)
+  X J.r 2-V 3.V 4( x 5 + X j ) + f  3J c 4X s ( a ' 1.V2+-V ] A 2 +-V l x  2 + X  1 ^ 2 )
+  X  4V 5( v  2-V 3+ .V  2V 3 + ic  2v  3 + . t  2-V 3 )
A fter  restructuring w e have
f  (  X ) =  X  ! -V 2-V 3 *  4.V 5+ A  j AT 2A ,A  4.V 5 +  1 ..V 2A 3.V 4.V S+ A  , .A 2A 3A 4A 5 
+  1 .X  2X  3A 4A 5 +  1 . X  2-V 3X 4.v 5 +  1 .A' 2 *  3-V 4A 5 + A  j .A 2-V 3A 4A 5 
+  1 . X  2X  3-V 4.V 5 + A  ! .A 2X  3A 4A 5 + A j -A" 2-V 3.V 4A 5
The realisation of this by using the m odule tree structure is show n in Fig.
3.13.
2. Random logic
In this technique, the N A N D  gate is to be used as the basic elem ent. The
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realisation is shown in Fig. 3.14
3. FI .A structure
The FLA structure realisation, see [15], of the example is shown in Fig. 
3.15. Note that the FLA which is used is implemented using NMOS technology. 
If CMOS technology is to be used, the w hole  structure is nearly double this size.
Some comparisons belween these realisations are made in Table 3.2. These  
are based purely on theoretical design considerations, rather than measured 
results on actual circuits. The data on silicon area and speed of circuit 
comparisons belween random logic and FLA structure realisations are from  
reference [16].
3.6. Synthesis With Unrestricted Topologies
There is no reason, o f  course, w h y  each multiplexer cell should  not be 
treated as an individual, flexible, 3-input double-output gate. Conventional 
design techniques can then readily be em ployed.
Let us examine the role o f  the m ultiplexer gate view ed in this light. By 
suitable connection w e  can make:
i) The 3-variable function
PH +Pr
ii) Four 2-variable functions
pq, pq  , (p + q), (p +q ). and their com plem ents
iii) T w o  2-variable function
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(p©q), {p&q ), and thcir com plem ents  
All o f  these are show n in Fig. 3.16.
We may thus use any of these gates in the synthesis  of functions using 
conventional digital design m ethods [17][18].
3.7. Sequential Circuit Design
In the previous sections, combinational circuit design has been discussed. 
A ctua lly , the universal m odule tree structure for realising any combinational 
function of  n variables can be used to form a definite [19] machine, shown in 
Fig. 3.17. By using a feedback loop, any sequential machine can be realised by 
this structure, as show n in Fig. 3.18. Of course, a sequential machine can be 
expressed by the schematic show n in Fig. 3 .19 [20].
It has been show n before that tw o  m ultip lexer cells  can be used to realise a 
m aster/s lave  latch, and therefore any sequential circuit can be implemented by 
using this multiplexer cell.
3.8. The Limitations Of The Gate Array And Comparison With Other 
Regular Structure Design Methods In Custom and Semi-custom LSI
There are drawbacks in the use o f  gate arrays resulting from their 
sim plicity  and high degree of standardization. Complex digital functions, 
especially ROM and RAM, are not efficiently realisable using individual  
elem entary gates as building blocks; the lack of  memory functions may result in 
a requirement for very large numbers of connections to array chips.
In the gate array studied here, although the pow erfu l logic block, the
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multiplexer, is used as the basic cell, which provides easier logic design, there is 
no memory function. In order to improve this, one suggestion is that ROM and 
RAM can be put into the same chip w ater as the gate array. Such a gate array 
has been reported recently [2 1 ].
3.8.1. S tandard  Cell Design
This technique is based on use of a library of standard logic cells, many of  
which are more complex than a basic gate. In addition to basic N A N D  and NOR 
circuits, cells such as exclusivc-OR. AND-OR inverter, D and JK flip-flop, binary 
fu ll  adder. ROM, RAM. etc. are included in ihe cell library. Design of  a LSI chip 
proceeds by selecting the most suitable cells  for the overall function  
requirements, and then placing and interconnecting these cells. There is an 
additional degree of freedom in interconnecting standard cells  as compared w ith  
gate array. The width o f  the interconnecting channel m ay be adjusted to  
accommodate the necessary number of lines. In the gate array, wiring channels  
toward the centre of chip may fill up before all necessary connections are 
completed.
In the standard cell approach, the placement o f  cells  is unique to each chip. 
Circuits designed by the standard cell method are therefore unique at every  
mask level, and fabrication can begin on ly  after the specific design is completed.  
Compared w ith  the gate array, LSI chips developed by this approach have more 
digital functions per unit of chip area. H owever, fabrication is more costly , and 
time-consum ing because all masking layers are unique to a chip. Another point 
is that it is impractical to design a circuit w hose  logic function is not included in 
the library.
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3.8.2. P rogram m able  L ogic  A r r a y  (PLA)
The PLA is one of the regular structures which are w id e ly  used in LSI 
design. The logic function of  a PLA is determined by the presence or absence of  
contacts or connections at fixed, predefined positions in a single conducting layer.
In the PLA 1here are tw o  major sections, Ihe "AND" plane and the "OR" 
plane. Input signals and their com plem ents enter the A N D  plane which generates 
the product terms of the required logic combinations. The product terms are 
then selected by the OR plane to give the sum o f  products which represents ihe  
desired Boolean function o f  ihe inputs.
Because of  the highly regular layout structure and the straight 
forw ardness o f  the logic design, the PLA offers the fo llow ing  important 
potential advantages: fast design turnaround, low  design cost, automation o f  
various design tasks and relative ease in developing testing and verification 
techniques. U nfortunately , these advantages may be offset or negated by poor 
silicon utilisation. For any personalisalion of the basic PLA, a large percentage o f  
the total area is occupied by devices that are unused by the particular 
personalisation, and is thus wasted. This undesirable effect becomes worse as the  
size o f  the PLA increases. Recently, some techniques have been invented to  
reduce the area requirements o f  PLA im plementations [22][23][24].
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3.8.3. G eneral D esign  Of T h e  F low  C h arts  Of G ate A r r a y ,  S ta n d a rd  Cell  
A n d PLA In Custom  LSI
1 . Custom LSI gate array design flow chart
Basic wafer gate 
array fabrication
i
Array wafers ready 





Probe (w afer )  
testing
I









CAD logic s im ulation
Test sequence 
Generation
'Lest and verification 
output
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2. Custom LSI PLA design flow char!
Basic PLA wafer  
f abrication logic diagram
Cuslom 1 .SI
PLA wafers ready 
for custom mask
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Test and verification 
output
3. Custom I-SI standard cell design flow charl






Custom LSI logic 
diagram
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Coded network in 
CAD language
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0102
Final packaging Test and verification
ancl tesling of output
custom I ..SI
3.8.4. Im p le m en ta t io n  O f  A Full A d der  By M u lt ip le x e r  G ate A r r a y  And  
PLA S tr u c tu r e
For a fu ll  adder, we have  
Sum. S„ = A ®B®C„ _,
Carry, C„ =AB +ACn _ i+BC„
O bviously , a fu ll  adder is provided in a library of  standard cell custom  
design.
1. M ultiplexer implementation
The m ultiplexer realisation of  the fu ll  adder is shown in Fig. 3.20, in which  
three basic m ultiplexer cells are used.
2. PLA implementation
The PLA realisation of the fu ll  adder is show n in Fig. 3.21, in which the  
PLA is fabricated by NMOS technology. If CMOS is used, the silicon area w ill  be 
nearly double this size.
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3.9. C on c lu s ion s
A number of  rndhods have been introduced for logic realisation by using 
the UlXi.2 candidate / , .  It has been show n that all combinational and sequential 
netw orks can be realised by using different techniques. Kach has its own  
advantages. The lack of a memory function is one of the shortcomings of this 
gate array, which can be remedied by providing ROM and RAM on the gate 
array chip. 'This technique, however, is outside the scope of this research.
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Table 3 . 1  The truthtable of f ( x)  = ( x  , a - 2 + a  ja -2 + x 2a : 3 )
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Fable 3.2 The general Comparison between Random Logic, ULM wi i h  
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CHAPTER 4
CONSIDERATIONS FOR THE LAYOUT OF THE ULG CHIP
4.1 Introduction
In parallel w ith  the choice o f the standard cell for a m asterslice array is 
how  the floor plan layou t sh ou ld  be arranged. T his is largely technology- 
independent, but is a major factor o f significance since once a decision has been 
reached it is fixed for a ll dedications o f the array to specific custom  
requirem ents
There are various topologies for  the arrangem ent o f ce lls  in a gate array. 
Each arrangement packs a vary in g  num ber o f ce lls  or gates into a given area, 
w hich  im poses d ifferent sets  o f  constraints on the inter-connection w ire routing. 
T he provision o f inadequate interconnection channels w ill mean difficu lty (or  
im p ossib ility ) in routing the required sy stem s on the chip; provision o f too  
m any interconnections m eans w aste  o f silicon area for a ll sm all applications for  
w h ich  the chip is dedicated, although this may not be a serious disadvantage.
4.2 The Layout Of The Standard Cell
The m ultip lexer has been chosen as the standard cell and is im plem ented  
using CMOS transm ission gates. The layou t o f th is  ce ll is now  discussed.
4.2.1 Design rules
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Design rules are a set o f  regulations w hich  define the acceptable dim ensions  
and electrical characteristics achievable in a particular fabrication process. From  
a design point o f v iew  the design ru les can be considered as d iv id ed  in to  three 
parts: a. geom etrical regulation, b. m andatory requirem ent, and c. electrical 
param eters. In th is s tu d y , 2 —fim CMOS design rules [ l ]  w il l  be used. Since the  
gate array is for general purpose, there is no special requirem ent for the W /L  
ratios o f  the p- and n - channel transistors in the standard ce ll, th ey  can be 
designed as sm all as possible in physical size. In fact the m obility  o f electrons in 
an n-channel device is som e 2 -3  tim es higher than the corresponding va lu e  for a 
p-channel device, and as both transistor typ es are used in CMOS circuits, an 
im balance o f sw itch ing speeds w ill  clearly  occur w h en  the transistor aspect 
ratios W /L  are identical. In th is design, to equalise sw itch in g  speed and pow er  
rail currents, the W /L  gate ratio o f  the p-channel devices is increased to  about 
2.5  tim es o f  that o f n-channel devices.
4.2.2 The layout of the cell
By using the 2/xCMOS design rules, the la y o u t o f the basic ce ll, as sh ow n  in 
the Fig. 2 .29  o f chapter 2, in the gate array is sh ow n  in Fig. 4 .1 (a ). T his is the  
m inim um  area o f layou t for the m ultip lexer, given the design ru les. A s w e  shall 
see later, the connection term inals are provided on both sides o f the basic ce ll for  
easy routing, and the actual layou t, w h ich  w ill  be used in the gate array, is 
sh ow n  in Fig. 4.1 (b ). This is s lig h tly  bigger than the one show n in (a ).
4.3 The Arrangement Of Standard Cells In The Gate Array
4.3.1 The possible layout topologies
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The sim plest arrangem ent o f  ce lls  to  route is a linear array, i.e. a row of 
cells  w ith  no spaces in between them . T his is the sim plest arrangem ent to route 
because all interconnections are one d im ensional. W e have an arrangem ent as 
show n in Fig. 4 .2  w here the cell d im ensions are x and y , and the channel is on 
one side o f the row  of cells . T his arrangem ent o f ce lls  is quite practical since the 
row can be broken up into sm all blocks and Mfolded-up", an operation w hich  
need not affect the m axim um  num ber o f w ires in the channel. The tota l
surface area this arrangem ent w o u ld  occupy, A ,  is
A= z ( x y + x n )  (4 .1 )
W e m ay now  calculate for various other topologies the channel w idth  that 
they require in order that the sam e area is occupied as in th is linear 
arrangement.
1 . s in gle-cell array
Suppose th at w e  take an array o f ce lls  arranged so that there is a w iring  
channel on a ll four sides o f the cell. If w e take th is array in its  "unfolded" 
form , then it is the linear arrangem ent o f  Fig. 4 .3 , w here the z ce lls  are arranged 
w ith  a w iring channel u w id e lon g itu d in a lly  and v  w ide tran sversa lly . The cells  
are again x by y  in dim ension.
The area occupied by th is array can be com puted as 
A=z U  +v )(y +u ) (4 .2 )
For equal area w ith  the linear array, equate 1 and 2, 
zx  (y  +n )—z  (x  +v )(y +u ) 
xy +xn —xy +xu +yv +uv
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uv +xu +yv —xn = 0
A t th is stage w e  m ust insert som e la y o u t param eters concerning the  
relationship  o f the longitud inal to  transverse channel w id th s. W e shall choose  
here to  m ake u = v  so  th at the ce ll is surrounded by a channel v  w ide. For u=v
v 2+v (x +y  )+xn = 0
T hus
v = y[V (;c +y )2+4xn —(x +y )] (4 .3 )
For further sim p lic ity , w e  m ake the cell square y  long on each side: for
x=y
-  rrr~ ( 4 -4 ^v = v y  ̂ +yn —y
These equations 1.3 and 1.4 te ll u s that if  w e  can su ccessfu lly  route a 
linear array w ith  a channel w id th  o f n, then w e  can save space in an array of  
the sam e num ber o f  ce lls  if  w e can su ccessfu lly  route a "single-cell array" (o f  
ce lls  y  x y  ) w ith  a channel w id th  (a ll  around the c e ll)  o f  v , w here
v < V y 2+y/i —y
W e can perform  the sam e an alysis on other topologies.
2 . D ou b le-cell array
The arrangem ent o f  the array is show n (in  u n fo ld ed  form ) in Fig.4.4.
The area occupied by z ce lls  in th is arrangem ent is 
A= y ( 2 *  +v Xy +w) (4 .5 )
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Equating to  the linear array area gives  
uv +2 xu +yv —2 xn = 0  
w h ich  for u = v , become, 
v 2+(2x +y )v —2xn = 0
So v =  y [V (2 x  +y )2+8x/i — (2x —y  )]
w h ich  for square ce lls  y  x y  , g ives
v < -^-[V9y 2+8yn —3y ]
for a saving  o f space in th is arrangem ent over the linear array.
3. " trip le-ce ir  array
The unfolded  arrangem ent as in Fig. 4.5  
For th is arrangem ent
A= y ( 3 *  +v )(y +u )
Com paring w ith  linear array: 
uv +3xu +yv  —3 xu = 0  
for  u = v , and x= y  
v <  V4y 2+3yn —2y 
for sm aller  occupied area than th e  linear array.
4. F our-row  array
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(4 .6 )
The un fo ld ed  array is o f the form  sh ow n  in Fig. 4.6. 
For th is arrangem ent,
A =  ~ ( 4 x  +v )(y +u )
Com paring w ith  the linear array: 
uv +Axu +yu —4xn = 0  
so, for u = v , and x= y
V < i [ V 2 5 y 2+16yn - 5 y ]
for sm aller  occupied area than the linear array.
5 . "Four square” array
A n un fo ld ed  array o f the form  is sh ow n  in Fig. 4 .7 . 
For th is arrangem ent,
A =  4"(2x +v X2y +u )
4
Comparing w ith  the linear array: 
uv +2xu +2yv —4xn = 0  
For u=v and x = y  
v < 2  (V y2+yn —y  ) 
for  a sm aller occupied area than the linear array.
6 . ” Eights” array
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(4.7)
(4 .8 )
An unfolded array of the form is shown in Fig. 4.8.
For this arrangement:
A= -§-(4;c +v )(2y  +u ) (4 .9 )
8
Comparing with linear array:
uv +Axu +2yv —8 xn = 0
For u=v and x=y
v <  a/9y 2+8yn —3y
for a smaller occupied area than the linear array.
These relationships have been plotted in Fig. 4.9 which show a family of 
curves for each topology. Note that this figure assumes equal width channels in 
both planes and that the cells are y  x y  square, i.e., u=v and x=y.
we may say that this method of comparing topological layout of cells does 
not take into account either the feasibility of routing with a particular 
topology, or the difficulty of achieving reductions in the necessary channel 
width for a particular topology.
43 J 2  Arguments for and against linear placement
The placement and routing algorithms envisaged take as their starting point 
the circuit as connected along a putative long column of cells, i.e., a linear 
arrangement. This has the advantage that the routing is unidimensional - a 
significantly more simple problem than the bi-dimensional approach implied by 
the clustering of cells into smaller groups. Obviously then, if uni-dimensional 
routings are more easily developed, the layout should reflect this. Conversely,
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once a uni-dimensional layout has been adopted, a two dimensional algorithm 
can never be tested without the redesign of the layout. In this sense, perhaps the 
ideal "prototype'’ layout would be a grid array of single cells, each surrounded 
by wiring space, which could be connected up by either uni- or bi-dimensional 
routines, since its "soft" topology could be configured into any form for the 
purpose of testing.
The two options, Uni- or bi-dimensional routing, seem to place the design 
automation problem at opposing points in the system. Consider the two extreme 
alternatives:
1. A hypothetical long row of cells, with a limited-width 
wiring channel adjacent on one side only, referred to as the 
"linear" array;
2. A grid array of single cells, each surrounded by a wiring 
channel, referred to as the "open" array.
In the first case, the design automation problem is to locate the elements of 
the circuit upon the cells of the linear array (placement) such that the wiring 
density at any point along the array never exceeds the channel width, i.e., 
mainly a placement problem, since the routing task may be accomplished by the 
straightforward "channel router"[2].
However, almost the opposite is true in the second case. Here the placement 
task is much less important since there are many more possible routes between 
any two points. But the actual routing task, the selection of a set of intersecting 
elements such that two or more points may be connected together, is much more 
difficult.
We must also note, however, that it is far easier to conceive of a circuit
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that has an optim al placem ent on the linear array w hich possesses local w iring  
densities that prevent it being su ccessfu lly  routed, w hich  could , nevertheless, be 
su ccessfu lly  routed on the open array. T his is because any w ire leaving a cell in 
the linear array has on ly  tw o  ex it paths-one at each en d - w here as eight 
available p ath s-tw o  at each corner, are available in the open array.
W e m ay sum m arise the argum ent for and against the linear arrangement in 
the table 4.1.
The second argum ent listed  "for" the linear array m ight be considered  
conclusive, for, despite the need for an efficient placem ent algorithm , both 
placem ent and routing algorithm s are o n ly  required to act in one dim ension, and  
th is should  resu lt in considerable sim plification ( the actual degree being 
dependent upon the detailed  design o f the algorithm s u ltim ate ly  im plem ented). 
Further, it is possible that techniques might be evo lved  to m itigate the second  
argum ent "against", and to reduce the likelihood of finding an unroutable circuit.
4 .3 .3  F o ld in g  - up th e  sn a k e
If a linear arrangem ent o f ce lls  is adopted, then the in itia l "snake" o f all 
the ce lls  connected to form  the circuit m ust be fo lded  up so that it w ill fit onto  
the chip area. The problem  here is to  decide w hether access shou ld  be provided  
to  ju st one side or both sides o f  the cells . If access is required to o n ly  one side  
then  the blocks o f the snake can be placed back to  back, achieving a sligh t  
reduction in to ta l occupied area by use o f  a com m on pow er rail. T his w i l l  be 
referred to  as the "Double-Cell" (D C ) layou t. Access to  tw o  sides o f  each ce ll 
w o u ld  be achieved by lay ing  o u t in sin g le- cell w ide co lum ns, to  be referred to  
as the "Single-Cell" (SC ) layou t.
The first problem  to  be so lv ed  before a decision can be reached on this issue,
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concerns the handling o f w ire crossings. Very fe w  circuits are planar so that 
access to tw o  sets o f term inals per ce ll w ou ld  be essential if  there w as no w ay  o f  
allow in g  w ires to cross. H ow ever, the laying dow n o f  a grid o f polysilicon  
routes, to w h ich  se lective  connection can be made from  the m etal layer, so lves  
th is  problem , and th u s access to tw o  sides o f the ce lls  is not required for th is  
purpose.
The second problem  is a question o f  routing policy: are connections to  be 
perm itted d irectly  across the channel or is a m odified "snake" process to  be 
adhered to, w here any connection betw een ce lls  in d ifferent colum ns has to pass 
through the end channels? If connections d irectly  across the channel are to be 
a llow ed , possib ly  as "special-cases" to so lve  high local w iring densities, then it 
w o u ld  appear that access to tw o  sides o f  each cell w o u ld  be preferable, single  
cross-connection cou ld  then be made across adjacent channels on both sides o f 
the sam e ce ll, rather than on just one side as w ith  the D ouble-C ell arrangement.
So the decision betw een DC and SC layou t can be m ade by a choice between  
(a )  a sm all saving in space in the DC layou t, due to  the u se o f  a com m on pow er  
rail, and (b )  the extra flex ib ility  o f the SC layout.
4.3.4. Cell layout summary
C onsideration m u st be given to  the fo llow in g  points in la you t design for  
th e  cells:
1. Is the linear arrangem ent the best technique for routing ?
2. Should the ce lls  be laid ou t in sin gle-cell form , providing  
access to tw o  sets  o f  term inals per ce ll, or sh ou ld  th ey  be 
laid out in d oub le-cell form , thus providing access to  o n ly  
one set o f term inals per cell ?
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In this s tu d y , considerations are focused on the ease o f routing, and as a 
consequence linear arrangem ent and SC layou t are used in the later discussions 
o f  th is  w ork. The penalty  for th is is that the total silicon area w ill  not be 
u tilised  m ost efficiently.
The final arrangem ent o f standard ce lls  in the chip is show n in Fig. 4.10.
4.4 Discussion On Intercolumn W iring Channel Design
Let us now  consider the arrangem ents to be m ade in the channel w hich  
passed between the co lu m ns o f cells , know n as the intercolum n.
4.4.1 Theoretical predictions
First look at the theoretical predictions relevent to  choice o f  intercolum n  
w id th .
a. R ent’s rule
Landman and Russo [3] have considered the subdivision  o f  d igita l system s  
in to  su b -system s, each o f  w h ich  contains a num ber o f circuit "blocks" (=gates or 
fu n ction al en tities), and have analysed  the num ber o f connection pins required 
around each su b -system  in order to interconnect the com plete system . By 
altering the num ber o f  su b -system s (ranging from  one w here a ll gates are 
contained w ith in  the one su bsystem , to  the other extrem e w h ere one gate or  
fu n ction a l en tity  is contained per su b system ), relationships between the  
required pins per su b system  versus num ber o f su b system s per system  for the  
several system s considered w ere made, see Fig. 4 .1 1 .
Provided that the num ber o f  su b system s M exceeds (ab ou t) 5, then the  
relationship
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P = K B ' ( 4 . 10)
has been demonstrated, where
0.57<r<0.75
depending upon the type of system structure. This relationship is known as 
’’Rent’s rule".
In the extreme case of only one block (functional entity) per subsystem,
i.e., B=l, then clearly we have
P = K ( l . 0 Y
mK  (4 .1 1 )
which is obvious.
For the subdivision of the complete system into a small number of 
subsystems, say M <5, then the relationship
P = [ K B - K b B rh- K s B ri] (4 .1 2 )
has been suggested, 
where
KB « total terminals requirements if every terminal K per block was 
individually connected to subsystem terminal P
K bB 'b = an empirical terminal saving due to burying of terminal nets 
entirely within a subsystem
K s B r5 = an empirical saving due to sharing of nets and subsystem 
terminals.
Unfortunately, these latter two "saving factors" appear to have no clear 
numerical value or formulation. Further, the precise boundary between Region
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1 w here E q .(4 .10) holds and Region 2 w here E q .(4 .12) holds is also som ew hat 
imprecise; the va lu e  o f M =5 noted above m ay vary from  3 to 12 in the exam ple  
considered in [3], M =5 appears to be an average boundary value.
Hence, w ith o u t precise data, it w o u ld  seem w e have to  ignore Region 2 , 
E q.(4 .12), and use a s /w h en  appropriate Region 1, E q .(4 .10), w hich  is w h at is  
norm ally  considered to be R ent’s rule.
b. Application o f R ent’s rule w ith in  the gate array
Let us consider w h at va lu e  w e can obtain by pursuing the application o f  
th is rule w ith in  a LSI ULG gate array chip.
Suppose w e take a 4 0 0  ce ll or block ULG gate array, and let us consider a 




Let us also take the average num ber o f (u sed ) connections per ULG cell as
K=4.
Then the to ta l num ber o f  connections entering and leaving th is subsystem  
w ill be
P —K B r
M in. M ax.
= 4 ( 4 0 ) ° - 57 = 4 ( 4 0 ) 0,75
= 4x8.18  = 4x15 .9
=32 =64
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T h us there m ay be som ew here between 32 to  64 connections entering and 
leav in g  th is area. D ifferent d iv ision s o f the 400  ULG ce lls  w ill  give us values as 
sh ow n  in Table 4.2.
If w e  consider the above num ber o f  cells  per subsystem  to  be in a unbroken  
row  (or co lu m n) then the va lu e  o f P given above is the theoretical channel 
w irin g  requirem ent, see Fig. 4 .12 .
For a row o f 10 ULG ce lls
T otal < a >  + < b >  = 15 m in ./ 22 max.
Therefore, 8  m in ./ l lm a x . w iring channel w id th  per ce ll row.
Doing th is sam e calcu lation  for all the cases in Table 4 .2 , w e have the Table
4.3.
These can be sh ow n  in Fig. 4 .13.
N ote that a lthough w e started these considerations specify in g  a 400  cell 
gate array, the above resu lts are independent o f  the to ta l num ber o f ce lls  per 
chip, provided the num ber o f  ce lls  per row  (ce lls  per "subsystem ") are an 
appropriately sm all fraction ( 1 /5  or sm aller) o f  the to ta l num ber o f  ce lls  per 
chip.
The figures in Table 4 .2  and Fig. 4 .13  seem high. In fact the low er estim ate  
o f  R ent’s  rule is realistic for m ost m asterslice arrays, and the choice o f  standard  
c e lls  o f  high logic capability  reduces the w iring channel requirem ent [4].
4.4.2 M etallisation discussions
Before w e start to  d iscuss the intercolum n design, consideration m ust be 
given  to  the tw o  m etallisation  options w h ich  can be used:
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a> only one metal interconnection layer; 
b> two metal layer interconnection
If the first option is chosen, then a design will be cheap and quick to 
customise. In this case, some underpass polysilicon lines need to be used through 
the chip. It will affect the speed of the gate array because of the higher the RC 
product than metal and the need for extra silicon area.
If two metal connections are available, array densities will be increased 
because of the elimination of polysilicon interconnect channels. Single-metal 
level gate arrays rely heavily on polysilicon or diffusion underpasses to 
complete the interconnect of the metal pattern. When two metal layers are 
present, these underpasses will not be required and can be replaced with 
additional cells. For the same reason ( no polysilicon underpasses), double metal 
array circuits will run faster than in single metal arrays.
Double-metal arrays will need more masks for customisation, see Table 4. 4 
and will be necessarily supported by automatic place and route software. While 
automatic place and route software will greatly improve the turn-around time 
to prototype deliveries, it will also force the customer to make different design 
compromises than with hand-drawn designs for single level metal arrays. The 
customer w ill have to submit his logic in a pre-determined format for the 
software to work with it. Many "tricks" that would be done with manually 
designed circuits will no longer be available, and the design may be more limited 
in terms of applications than with manual designs.
4.4.3 Intercolumn considerations for single-layer metal connection
For single-layer metal, we will normally have a basic topology consisting
of
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a. P olysilicon  "fingers" or short bars from  prim itive ce lls  
into the w iring channel.s
b. C ontact w in d ow s (v ia s) through the oxide insulation  over  
the p olysilicon , to  provide contact points for the  
p olysilicon -to -m eta .l
c. M etal interconnect along the w iring channels, generally  at 
right angles to  the p olysilicon  fingers.
T his is sh ow n  in Fig. 4 .14 , the horizontal connections a ll being po lysilicon , 
the vertica l connections a ll being m etal.
H ow ever, it is inevitable that connections w ill be required from  one colum n  
o f  c e lls  to an adjacent colum n o f cells , and therefore, if  a w iring channel is made 
exc lu sive  to one colum n o f ce lls , a ll such intercolum n connections w il l  have to  
loop around the ends o f  the w iring channels in the end-channel w iring space in 
order to be routed. To prevent th is unnecessary congestion in the end channels 
and long routing length , it is com m on practice to have the intercolum n w iring  
channels n on -exclusive, that is, used by adjacent co lu m n s o f  cells . T h is then  
raises a choice o f  options on how  such sharing shall be arranged.
Consider the routing situation  sh ow n  in Fig. 4 .1 5 (a ). P o lysilicon  fingers 
m ay originate from  cell positions w h ich  are exactly  opposite across the w iring  
channel, and reach o n ly  as far into  the channel as is necessary for them  to  
connect to  the required track. The routing problem that then arises is how  to  
assign connections to  track positions across the w irin g  channel such  that  
p olysilicon  fingers at the sam e point along the w iring channel never overlap, and  
y e t  be able to  connect from  one ce ll colum n to  the facing colum n, and to  achieve  
th is using the m inim um  num ber o f track positions across the w iring channel. 
Hence there are constraints in tw o  directions, nam ely  neither the vertical m etal
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interconnect nor the polysilicon fingers, respectively, must ever overlap.
There are a number of algorithms which are designed to tackle this problem 
[5][6]. However, sometimes it is possible that for a particular circuit and 
dedication of the cells (placement), these constraints may result in an 
impossible-to-route situation, such as shown in Fig. 4.15(b). Here, the 
constraints are cyclical; the track for wiring net 1 must be to the right of that 
for net 2, track 2 must be to the right of track 3, but track 3 must also be to the 
right of track 1. There is an impasse, in that net 3 can not be routed with this 
placement. Two possible solutions to this constraint are shown in Figs. 4.15 (c) 
and (d).
The use of additional polysilicon fingers in Fig. 4.15(c) provides the 
underpasses in the wiring channels, and thus allow dog-leg connections. 
However, such underpasses may not always be the full wiring channel width, 
and may only be provided at occasional intervals, and hence are not necessarily 
a perfect solution to the original constraint. A further problem with the 
example illustrated in Fig. 4.15 may also be observed, this being that the lengths 
of polysilicon fingers from the cell connections are of varied length; however, 
since the polysilicon level is not a variable part of a masterslice array these 
lengths cannot be altered to suit the routing requirements, and thus the picture 
illustrated in Fig. 4.15 is oversimplified (note that two layer metal allows 
variations in both east-west and north-south routing to be accommodated, but 
this is not so with a fixed poly/single-layer metallisation.).
In the single-layer metal connection gate array, the final arrangement of 
polysilicon fingers in the wiring channels should be able to
1. reduce the routing problem to the simplest possible task;
2. allow the simplest routing of wiring crossings;
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3. allow the connection of the largest number of terminals 
by the shortest strip of metal.
The first two of these objections can be achieved by the arrangement of the 
poly silicon lines as bars orthogonal to the strips of metal which are to connect to 
them, to which the metal can be connected at any point. (Note that the 
alternative solution of running the polysilicon parallel to the intercolumn and 
making the orthogonal connections in metal would result in a very large 
intercolumn width because of the need to make the arrangement for any 
interconnection net). If each polysilicon bar is attached to a terminal then the 
only metal needed in the intercolumn is in a straight line, parallel to the 
intercolumn, making connections through to the appropriate polysilicon 
terminals. Thus, the routing problem reduces to one of allocating a strip of 
metal, of fixed width, whose length is that between the two extreme terminals 
to be contacted, to a position in the intercolumn.
The third objective can best be satisfied by interleaving the polysilicon bars 
from opposite sides of the intercolumn so that any terminal within the 
intercolumn can be directly connected to any other that is within the same 
intercolumn by a straight piece of metal. The arrangement is shown in Fig. 4.16.
At this point, we may say that the use of the polysilicon level for the 
interconnection dedication of a single-layer metal gate array is crucial. Of 
course, there are many ways to arrange the polysilicon bars in the intercolumn, 
two possible arrangements are shown in Fig. 4.17.
In Fig. 4.17(a) additional polysilicon fingers within the wiring channel to 
allow dog-leg connections are not now required, but the disadvantage is that the 
terminal pitch on the standard cells may have to be increased in order to allow
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clearance between the interleaved poly fingers. In Fig. 4.17(b), the two-sided 
access of the cell terminals is supplemented by separate polysilicon underpasses 
in each cell to provide additional channel to channel routing, it is also possible to 
"detach" the polysilicon fingers from the cell terminals and connect them only as 
required by metallisation. But the additional vias and design detail required 
make this a debatable advantage- there is always the danger of omitting a 
"staple" and circuit yield may be marginally affected in comparison with Fig. 
4.16.
The fundmental disadvantage with having to use polysilicon as a 
connecting level is that it has a resistivity many times that of the aluminum 
metallisation and its use may degrade the maximum speed performance of a 
circuit.
4.4.4 Interconnection by using tw o layer metal
In order to improve the performance of a circuit designed by a gate array, 
the two-layer-metal connections have been studied and used [7][8][9]. The 
routing connection is therefore done on two distinct metal levels with all 
horizontal paths being assigned to one metal level and all vertical paths to the 
other. Connections between the levels are made through contact windows.
There are many channel routing algorithms [ 10][ 11] which can be used in 
this ULG gate array. It is clearly easier to route a masterslice array with two- 
layer metal than with single-layer, since routing constraints can generally be 
eliminated. The disadvantages with double-layer metallisation include:
a. increased fabrication costs due to additional masks and 
steps
b. yield problem due to metallisation having to penetrate
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into deeper contact cuts in order to make the required 
electrical connections.
In fact, with the improvement of technology, more than two layer metal 
connections have been used in CMOS gate arrays [12], which makes the gate 
array more compacted and having a good performance. The final choice of which 
one to be used in a gate array between single and double layer connections for 
the customisation may be made from Table 4.5.
4.5 Considerations For The End Channels
When the connections between intercolumns are not possible by using 
nearby wiring channels and the connections are from chip I/O buffers, the end- 
channels are required. In the single-layer metal connection gate array, the 
polysilicon fingers can be used as underpasses in the end channels. The exact 
number provided and the their position could be somewhat arbitrary, as long as 
the wiring capacity is provided in these end channels. Two possible schemes for 
the design of the end channels are shown in Fig. 4.18.
In Fig. 4.18(a) the topology of the end channel is similar to those in the 
intercolumn channel, and the routing procedure from start to finish can be 
considered as one entity. However, in Fig. 4.18(b), the intercolumn routing and 
end channel routing have to be separated since they have different structures.
Comparing these two schemes, it can be found that in scheme (b), most of 
the nodes in both the end and intercolumn channels are realised in metal. Only 
(relatively) short strips of polysilicon are used in between the metal parts to 
allow interconnection crossings. However, in scheme (a), a much larger 
proportion is polysilicon because of the long polysilicon strips in the end
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channels. The effect of this is to alter the capacitive loading upon the terminals 
because the capacitance per unit length of polysilicon is larger than that of 
metal.
We can also calculate the number of vias, V, that each scheme would 
require to make a standard connection. Let us consider a connection between 
just two terminals, where, to make the connection, the node must pass the ends 
of "c" intercolumns.
In the scheme (b)
V b -  6 + 2c
since there are two vias per intercolumn connection plus two at the extreme 
ends of the end channel metal, plus two per power feeder that has to be crossed 
(because the interconnection metal line can not cross over power supply lines, 
some underpasses have to be used).
The number required in the scheme (a) case is
V a -  4 + 2c
since there are two per intercolumn connection, plus two for each metal link in 
the chain of polysilicon segments, so, for this "standard” connection, the scheme 
(a) results in two fewer vias than scheme (b), increasing device reliability to a 
small degree.
If two metal layer connections are provided, these polysilicon underpasses 
are not required and the connections can be done on the two separated metal 
levels.
4.6 Possible Techniques For Channel Routing
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4.6.1 Channel routing on a single layer metal
If only single layer metal is allowed, then interconnections have to be done 
on that level with the help of those polysilicon fingers provided. The routing is 
to find the minimum length interconnection tree between the set of terminals 
that the net visits. Because of the physical organisation of the array, the basic 
tree construction to be used is the "H-net". Such a H-net is shown in Fig. 4.19. 
The global router attempts to find minimum length spans.
Any net which includes more than two terminals in its net is treated as a 
collection of two terminal subnets. The particular set of subnets selected to 
form the "H-net” is a set of terminals which are spread over three intercolumns, 
as in Fig. 4.19, and an essential feature of the set of terminals is that they all lie 
in a continuous sequence of intercolumns. A group of terminals which can be 
connected by a H-net is termed a "local" group. When the set of terminals 
making up the net is separated by one or more unvisited intercolumns, it is 
called as "distributed" group, and a H-net can not be constructed to link all the 
terminals. In this case, the local groups making up the distributed group are each 
covered by H-nets, and then a "U-net" is used to link these disparate groups 
together. Because there is no pathway through the array except at visited 
terminals, the H-nets are linked together by an exclusion through an end 
channel, as shown in Fig. 4.20.
The particular end channel selected depends upon several criteria. Hence 
the "uprights" of the U-net may be extensive H-nets in themselves, and only one 
end channel connection strip being used per net. Where the net also connects to 
an I/O pin in the end channels, it is, by definition, a distributed group requiring 
an excursion into the end channel adjacent to its I/O pin. The algorithms used 
for the formation of the spanning tree of each net will recognise these two type
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of connection group, and operate in two stages. The first stage is concerned with 
finding and interconnecting with H-nets the local groups included in that net; 
the second is concerned with interconnecting the H-nets if more than one has 
been used. The first is essentially a table-searching operation for references to 
the net which are not separated by any unvisited columns. Subnets are moved 
to the appropriate side of the column to form the uprights of the "H". These 
moves are made under the control of a set of rules which tend to force the total 
interconnect layout for that group to be minimised. Lastly, the shortest possible 
linking subnets are inserted into the even intercolumns, forming the crossbox of 
the HHH. The second stage only operates if more than one local group has been 
found, or if the net has to be attached to a I/O pin. The appropriate end channel 
is selected dependent upon minimal interconnect length, I/O pin site, and target 
track capacity for the end channels. The required subnets are inserted into the 
appropriate positions to form the completed U-net. By then, the basic 
interconnect pattern is defined.
The routing operation can loosely follow the "left-edge" [2] algorithm, but 
is a simplified implementation because of the almost constraint-free topology. 
The algorithm must take account of the in-line via restriction arising due to 
geometry minimisation, and the physical track capacity of each intercolumn.
4.6.2 Channel routing on tw o layer metal
In this case, the problem is to route a specified net list between two rows of 
terminals across a layer channel. Nets are routed with horizontal segments on 
one layer and vertical segments on the other. Connections between two layers 
are made through via holes.
Consider a channel with two rows of terminals along its top and bottom 
sides. A number between 0 and N is assigned to each terminal. Terminals with
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the same number i ( l < i < N )  must be connected by net i, while those with 
number 0 designate unconnected terminals.
Since two layer metal connections are available, the horizontal tracks are 
made on one layer and vertical tracks are on the other. Nets are laid on tracks. 
Horizontal tracks are isolated from vertical tracks, connections between them, 
as said before, are made through via holes. The problem is expressed by a net 
list, as shown in Fig. 4.21. Arrows indicate whether nets are to be connected to 
terminals on the upper or lower sides of the channel. Fig. 4.22 shows a solution 
of this example.
There are many algorithms for channel routing on two metal layers. The 
task of a channel router is to route all of the nets successfully in the minimum 
possible area. Since the length is fixed, the area goal is equivalent to minimising 
the channel width. If this can be achieved, the actual width of channel can be 
reduced, then some area of the silicon chip will be saved. In turn, more cells can 
be put onto the chip. The width of the channel is equal to the spacing between 
adjacent horizontal tracks (a constant imposed by the technology) times the 
number of such tracks required to accomplish the necessary connections plus 
appropriate clearance for the top and bottom tracks.
Here, one of the channel routers, called a dogleg channel router [13] is 
illustrated, which could be used in our gate array.
Fig. 4.23 shows some examples which use the dogleg technique in channel 
routing.
If there is no constraint loop, all channel routing algorithms will be able to 
complete the required routing. If vertical constraints are present, it often yields 
suboptimal results [10]. Fig. 4.23 a 1( an example of such suboptimality, is taken
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from this reference. It is quite obvious that the routing in Fig. 4.23 a 2 is optimal.
Fig. 4.23 b  2 is much better than Fig. 4.23 because two less horizontal 
tracks are used.
In Fig. 4.23 c lt the constraint in column 1 requires net A to be above net B 
while that in column 4 requires net B to be above net C. As shown, the routing 
is accomplished in three horizontal tracks. Fig. 4.23 c 2 shows a possible 
procedure whereby the nets are routed in two tracks. The key feature is the 
"dogleg" in net B which transfers part of the horizontal section from track 2 to 
track 1. But in this particular example routing in two tracks is possible if and 
only if there is sufficient space between column 2 and column 3 (i.e., column (*) 
exists). Otherwise, there would be no available location for the dogleg.
Consider the problem posed in Fig. 4.23 . d  There are two distinct nets to be 
routed, but there is a constraint loop. At the left edge, net A must be above net 
B while at the right edge the reverse is true. This channel cannot be routed if 
only one horizontal segment per net is permitted. The obvious solution is a 
dogleg in net A as shown in Fig. 4.23 d 2 . Note that in this case the routing 
requires three tracks, the channel density is two.
The motivation for introducing the dogleg is thus twofold. First, the dogleg 
enables us to break long constraint chains which otherwise would prevent us 
from routing at or near density (e.g., Fig. 4.23 b x versus b 2). Secondly, they may 
permit us to route a channel that otherwise would be unroutable. The addition 
of doglegs has certain disadvantages, however. From an electrical standpoint, 
each dogleg adds one or two additional contacts and this increases the 
capacitance. From a mathematical standpoint, if a dogleg occurs at a position 
where the local density is already equal to channel density, the required 
number of horizontal segments increases by one and the subsequentt routing
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cannot be completed in channel density (Fig. 4.23 d 2 is an example of this 
situation). It is thus desirable to add as few doglegs as possible.
In reference [13], the general dogleg algorithm has been introduced, which 
is suitable to the ULG gate array, other routing algorithms can be found in 
[14][15][16].
4.7 Chapter Summary
In this chapter, the layout of the ULG gate array has been discussed. This 
includes the layout of the cell, the whole structure of the gate array, the 
internal channel and the end channel. Throughout the study, emphasis has been 
placed on the possibility to achieve a coherent strategy for producing an 
efficiently routed gate array with the minimum of design tools.
Because the study is based on this discussion point, some alternative ways 
for the design have been analysed without giving the final choice. However, 
once the design is put into practical exercise, the final decision can be reached 
from the purpose of the required design.
- 4. 26 -
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1 .Ease of routing
2.Unidimensional placement
3.Ease of handling crossovers
1 .Secret of good routing lies in efficient placement 
2.A conceivable group of "unroutable" circuits
Table 4.2 Application of Rent’s rule inside a 400 cell ULG gate array, 
with different subdivisions of the 400 cells. Terminals per ULG cell taken as 
K=4 in all cases. P= total incoming and outgoing connections per set of cells.
No. of "subsystem^ M 5 10 20 25 40
No. of cells B per subsystem 80 40 20 16 10
P - K B r r=0.57 48 32 22 19 15
P — K B r r=0.75 106 64 38 32 22
Table 4.3 The connection requirements given in Table 4.2, expressed 
in channel width, assuming one row of cells, one wiring channel.
No. of ULG cells per row 10 16 20 40 80
Theoretical wiring channel 
width in number of connections
Min. 8 10 11 16 24
Max. 11 16 19 32 53
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Fig.4.18 Two possible schemes l or end channel design
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Hg.4-24 Exam ples ol lhe dogleg routing
CHAPTER 5
FAUL'I'S IN DIGITAL CIRCUITS
5.1 Introduction
C om puters and other digital system s are subject to any num ber o f fa u lts  
caused by design errors, inherent fa u lts  in w afers, inadequate quality  control 
during m anufacture, and the wear and tear o f norm al operation. H ow  m any and  
w h at kinds o f fa u lts  depend m ainly  on the circuit technology used, and the  
c ircu its’ operating environm ent. For exam ple, the fa u lts  occuring during IC 
m anufacture w ith  MOS technologies stem  from  m any causes [l][2 ] such as: 
d efects  in original silicon w afers; holes in the gate oxide o f transistors; short-  
circu its in m etal, diffusion or po lysilicon  interconnections; open-circuits in 
interconnections; high-resistance contacts betw een interconnections; transistor  
threshold  voltage sh ifts  due to ionic contam ination; excessive leakage currents 
or charge loss; and m issing or extra conductor, sem iconductor or oxide regions.
A  fa u lt  is a physica l condition w hich  m ay cause fa ilure w hen  the logic is 
exercised to  perform  a function . Testing, therefore, cou ld  be carried out in tw o  
w a y s, (a )  p h ysica lly  exam ining and inspecting the product for fau lts , or (b )  
observing fu nctional fa ilure. The first m ethod is im practical for LSI and VLSI; 
no p h ysica l inspection has y e t  been devised  w hich  cou ld  y ie ld  satisfactory  
resu lts. Hence w e observe fa ilures o f parts w hen exercised w ith  test patterns.
The question , therefore, is how  one exercises the part m ost effectively . One 
cou ld , for exam ple, apply  a ll possible logic 1 , 0  input com binations to a
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netw ork. Suppose a com binational netw ork had 20 inputs - th is m eans 2 2() = 1()16 
patterns. Should the netw ork be sequential, this num ber becomes m uch larger; it 
cou ld  be v 2 "  where s is the num ber of stab le states o f the netw ork. An upper 
limit for s is 2 ' , r being the num ber of feed back lines. This num ber of possible  
1 , 0  com binations is generally  too large for th is m ethod to be econom ical.
What has been w id ely  done is to provide a m odel in vo lv in g  the logic 
structure of a netw ork, and exam ining at the gate level w hich  fa u lts  may occur. 
Fault m odelling is concerned w ith  the system atic  and precise representation of  
physical fa u lts  in a form  su itab le for sim ulation  and test generation.[3] Such a 
representation u su a lly  in vo lves  the definition o f abstract or logic fa u lts  that 
( id e a lly )  produce approxim ately the sam e erroneous behaviour as the actual 
physical fau lts . Different fa u lts  m odels are necessary for each lev e l o f  
abstraction - electrical, logical, fu n ction al -  at w hich the circuits o f  interest are 
m odelled . For exam ple, at the electrical level, fa u lts  are characterised by 
changes in voltage, currents or resistance. E lectrical param eters are m eaningless 
at the logic design level, and fa u lts  m u st be defined ind irectly  in term s o f the  
more abstract 0  and 1 logic values.
For m ost practical purposes, fa u lts  are generally  su ccessfu lly  included by 
using the fo llow in g  approaches.
5.1 "Stuck-at"(s-a) F au lts
By far the m ost w id e ly  used and stud ied  is the "stuck-at" fa u lt , w h ich  has 
been used for fa u lt  an a lysis and test generation in a ll types o f logic circuits  
[3][4][5]. In th is case, it is assum ed that a gate input or ou tput is perm anently  
stu ck  at a specific logic value, thus, s -a -0  and s-a-1 are m odelled . Fig. 5.1 sh ow s  
the fau lt a j s-a -0 , which has been inserted into  an input line o f NOR gate.
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In a circuit conta in ing n lines that m ay  be f a u l ty ,  2n d is t in c t  s -a  fa u lts  are 
possib le. The s-a  fu a l t  m odel is o b v io u s ly  com p atib le  w i th  standard logic  
circuits ,  and does n ot lead to  th e  com plex  behaviour  associated  w ith  possible  
sh o rts  or opens in logic c ircuits.  For exam ple, a com bin ational circuit a lw a y s  
rem ains com binational to  th e  presence o f  s-a  fa u l t s ,  no feedback  effec t(s)  being  
present.
S-a fau lt are particularly w e ll su ited  for use w ith  test-generation
procedures like the D -A lgorithm . These m ethods attem pt to com pute circuit
conditions that enable an error signal to propagate from  the fa u lt  site to an
observable primary output line. Consider the logic circuit in Fig. 5.2, w h ose
indicated 0 /1  signal va lu es have been derived to  test for s-a fa u lt  F 2= a s -a -1 . 
U nder fau lt free conditions, the signals appearing along the input- output path  
abcde are 01010. If fa u lt  F 2 is present, these signals become 10101. Thus the  
prim ary input pattern T x = x i x 2x 3x 4x 5 =  10000 serves as a test for F 2, 
producing the response Z = 1 w h en  F 2 is present and Z = 0  w hen  no fa u lt  is 
present. The path abcde is said to  be "sensitised" to  the fa u lt  F 2 because an error 
signal can propagate along th is  path from  a to  the prim ary ou tp u t Z.
A s Fig. 5.2  indicates, a typ ica l test o ften  sensitises several paths at once. 
Indeed, m axim ising the num ber o f  s im u ltan eou sly  sensitised  paths is the goal o f  
som e test-generation m ethods. A given test pattern d etects a s-a  fa u lt  associated  
w ith  every  line along the sensitised  paths it creates. T hus 7T detects a ll the  
fo llo w in g  fa u lts  in Fig. 5.2:
a s-a - 1  
b s-a - 0  
c s-a - 1  
d s-a - 0
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e s - a - 1 
f s -a - 1 
g s-a - 1
W e can therefore easily  generate tests for a large num ber o f s-a fa u lts  
s im u ltan eou sly , thus reducing the num ber o f test patterns, w hich in turn  
decreases the cost o f test generation and the testing tim e.
One indication of the single s-a  fu a lt  m odel effectiveness is that tests for s-  
a fa u lts  tend to thoroughly exercise all gates o f a circuit. For exam ple an n- 
input gate G o f the A N D  or N A N D  or NOR variety  has 2 ( n = l)  distinct s-a  
fa u lts  Fg associated w ith  its in p u t-ou tp u t lines. A unique set o f (n + 1) test 
patterns Tg are sufficient to detect Fg . Table 1 lists the six m em bers o f Fg for 
the tw o-in p u t NOR gate given in Fig. 5 .1 , and the test pattern needed to detect 
them .
It fo llo w s  im m ediately that TG = [00,01,10]. Thus, to  d etect single s-a  
fa u lts  in th is or any other tw o  input gate, 75 percent o f a ll possible test patterns 
m ust be applied. A lso  the rem aining test pattern x 1x 2 = 11 m ay be applied to the  
NOR gate as a side eflfect o f tests  aim ed at other gates in the sam e netw ork . For 
one input gates (inverting and non inverting buffers), Tc = [0 , 1 ] represents 1 0 0 % 
o f the possible input patterns. A s gate fan -in  increases, the ratio o f  the num ber
| j
o f tests  in Tc to the num ber o f  possible gate input patterns, nam ely  ^  ,
d im inishes rapidly. In m any circuits, the average gate fan -in  is betw een tw o  and  
three; hence s-a fa u lt  based tests  tend to apply a lm ost a ll possible input patterns 
to  m ost gates. W ith this nearly exh au stive  exercising o f each gate, m ost physical 
fa u lts  are lik e ly  to be revealed through an incorrect logic signal at the gate 
outp u t, w hich is then propagated along a sensitised  part to  a prim ary ou tp u t o f  
the circuit.
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5.2 B ridg ing  ( sh o r t -c ir c u it )  Faults
Bridging f au lts  form an im portant class o f permanent fa u lts  which cannot 
be m odelled as stu ck -at fau lts . A bridging fa u lt occurs when tw o  leads in a logic- 
net w ork are connected accidentally  and "wired logic" is perform ed at the  
connection. Depending on w hether positive or negative logic is being used the  
fa u lts  have the effect, respectively , of ANDing or ORing the signals invo lved  as 
sh ow n  in Fig. 5.3 [6 ].
W ith  stu ck -a t fa u lts , if  there are n lines in the circuit, there are 2  rt possible  
sin gle  stu ck -a t fa u lts  and (3n — 1 ) possible m ultip le  stu ck -a t fau lts . W ith  
bridging fa u lts , if  bridging between any s lines in a circuit are
considered, the num ber o f single bridging fa u lts  alone w ill be ( n ), and the 
num ber o f m ultip le  bridging fa u lts  w ill  be very  m uch larger [7].
Bridging fa u lts  m ay be classified into tw o  typ es [8 ], nam ely:
a) input bridging, and
b) feedback bridging
Let us consider a com binational circuit im plem enting F { x xjc2—-^n )• If 
there is bridging am ong s input lines o f the circuit, it has an input bridging fa u lt  
o f m u ltip lic ity  s. A feedback bridging fa u lt  o f m u ltip lic ity  s resu lts if there is 
bridging am ong the ou tput o f the circuit and s input lines.
Figs. 5 .4  and 5.5 show  the logical m odels o f input and feedback bridging, 
resp ectively . W ith  the feedback bridging fa u lt  between the prim ary output and  
s  input lines, the fa u lty  prim ary output Ye is equal to the A N D  function  o f the  
original output o f the circuit and x x,x2 •
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The presence of a feedback bridging fault, can cause a circuit to oscillate, or
convert it into a sequential circuit. Under feedback bridging ( Y . x l . x2 x s )
any circuit N im plem enting F ( x l .x2 x„ ) oscilla tes if the input
com binationO ci x„ ) satisfies the fo llw in g  condition:
x ix 2 ' ' ' x s F(0 ,0 .0.xs +]l . . . , x„ )F(1,1.........x s+l.........x n )=1 15.1)
The netw ork w ill behave like an asynchronous sequential circuit if
-  . (5 ^)
a: j X 2  • -xs F  i0.0....0.xs+l, . . . , x n ) F ( 1 , 1  x s + 1  x n ) =  1
For exam ple, if  the netw ork o f Fig. 5 .6 (a ) has the feedback bridging fau lt  
T* * , see Fig. 5 .6 (b ), it w ill  osc illa te  for the input com bination.
(aC }.X 2,X 3 .AC 4 ,AC §rX £,) =  ( 1 , 1 , 1 , 1 , 0 , 0 )  
since condition (5 .1 )  is satisfied for  th is  input pattern.
The netw ork w ill  show  asynchronous behaviour if  the input com bination  
ac4 = a c 5 = x 6 = 1  is applied in presence o f the bridging Yx^  x t see Fig. 5 .6 (c ).
Since:
F i x  ^ 2 ^ 3 .0 ,0 ,0 ) =  0
F { x  i .X 2 ,X 3 , l . l , l ) = l  
condition (5 .2 )  is satisfied.
5 .3  S tu ck -op en  F au lts
A particular typ e o f logic fa u lt  associated w ith  a d igital c ircu it depends 
upon the sem iconductor technology chosen to realise the circuit. Stuck-open
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fa u l t s  are a pecu liarity  o f  CMOS digital integrated circuits  [9]; th ey  are not  
eq u iv a len t to classical s tu ck -a l  fa u lts .  The major difference betw een  the  
classica l s tu ck -a t  and s tu ck -op en  fa u lt s  is that the fo rm er  leave th e  fa u l t y  gate  
as a com binational circuit , but CMOS stu ck -op en  fa u l t s  turn  it in to  a sequentia l  
circuit .
CMOS technology uses MOSFET devices o f both p-channel and n-channel 
construction . Fig. 5.7 sh ow s a tw o-in p u t CMOS NOR gate. The tw o  p-channel 
transistors are p u ll-u p  transistors; they  are turned on w hen both inputs are zero
i.e. A=B=0. The n-channel transistors are p u ll-d ow n  transistors; they  connect 
the output to ground if either A or B = 1.
A stuck-open fa u lt  causes the ou tput to be connected neither to  ViS nor to
under one input condition. If, for exam ple, T ransistor T 2 is open-circuited, 
then for input AB=00, the p u ll-u p  circuit w ill  not be active, and there w ill  be 
no active circuit to change in the ou tp u t voltage. In fact, the ou tp u t in itia lly  
rem ains in its previous logic state. H ow ever, the length o f  tim e th is fa lse  
("memory") state is retained is determ ined by the leakage current at the ou tp u t  
node.
Table 5 .2  sh ow s the truth  table for the tw o-in p u t CMOS NOR gate. The  
fa u lt-fr e e  output is show n in colum n Z, the other three co lum ns represent the  
ou tp u ts in the presence o f the three stuck-open fa u lts . The first, A stuck-open , 
is caused by any input, drain, or source m issing connection to the p u ll-d ow n  
FET T 3. The second, B stuck-open  fa u lt  is caused by any input, drain or source  
m issing connection to the p u ll-d ow n  FET T 4. The third, Vdd stuck-open , is 
caused by an open anyw here in the series p-channel p u ll-u p  connection to Vdd. 
The sym b ol Z, is used to indicate that ou tput sta te  retains the previous logic  
value. -
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Experience has sh o w n  the s-a  fa u l t  m odel to be v iab le  for  logic ch ips o f  up  
to 2 0 0 0 /3 0 0 0  gates [4], especia lly  w h en  com bined  w ith  d es ig n - fo r - te s ta b i l ity  
practices. But th is  c o m m o n ly -u s e d  s tu c k -a t  f a u l t  fa i ls  to m odel logic circuit  
sh o rts ,  and the bridging fa u lt  is then used.
Here, the effort is lim ited to deal w ith  the bridging connections which  
happen between leads that occur at the gate level. These ind iv idu al gate level 
leads are the sam e leads considered by the stu ck -a t fa u lt  m odel. A bridging 
betw een any tw o  leads in the sw itch -lik e  netw ork in vo lves the creation of one 
or more conduction paths. T w o conditions are required in order to detect a 
bridging fau lt betw een leads i and j: 1 >  activation o f at least one conduction  
path between the ou tput lead and the j (i, resp ectively ) lead and the V„ node, 
and 2 >  blocking o f a ll other conduction paths o f the netw ork.
W hen these tw o  conditions are realised, if  leads i and j are shorted, the  
ou tp u t lead is at logical state 0 , but if  there is no short, the ou tp u t lead is at 
logic state 1 ; the eventu al presence o f the short is indeed observed at the ou tput  
o f  the gate. For a given short, there generally  ex ists several test vectors enabling  
its  detection. In order to obtain a com plete test sequence for a ll bridging fa u lts  
o f  the sw itch -lik e  netw ork, it is first necessary to determ ine in th is  w a y  the set 
o f  test vectors for each o f them , and then to research a m inim al cover enabling  
detection  of a ll these bridging fa u lts . If n is num ber o f  leads o f the netw ork,
th is  m inim al cover presents a m axim um  num ber o f ( ) vectors.
n
Due to the vast num ber o f possible bridging fau lts , ind iv idu al fa u lt  
detection may not be econom ically  feasible. H ow ever such fa u lts  can be divided  
in to  tw o  classes, (a ) input bridging fa u lts  (IBFs), and (b ) feedback bridging 
fa u lts  (FBFs). The fact, as sh ow n  later, is that som e single s tu ck -a t fa u lt  test 
se ts  also detect certain bridging fa u lts . This w ill  reduce the cost and tim e for
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bridging fault detection.
5.4.1 Input B rid g in g  Faults(IB Fs)
D efinitions [10]:
( i)  A Boolean function  is elem entary in input x if the 
function  can be expressed in the form  x* F x or x* + F 2, w here  
F x and F 2 are vacuous in x. x* stands for either x or x .
(ii)  A function  is elem entary if  it is elem entary in a ll o f its 
input variables.
( iii)  A n elem entary gate is a logic gate w hose function  is 
elem entary.
For exam ple, the function  a(b+c) is elem entary in input a o n ly . It is clear  
that a ll e lem entary  functions are unate. It shou ld  be noted that x xx 2 is also an 
elem entary fu n ction .
( iv )  An IBF is a bridging fa u lt  in vo lv in g  tw o  input leads o f  
an elem entary gate. N ote that neither lead is a fan -ou t  
branch, (v )  A bridging fa u lt  is activated  by input vector t  if  
the tw o  leads in vo lved  have been assigned opposite signals  
due to the application of t.
An output is sensitised to a bridging fa u lt  by an input vector if  the  
presence o f  the fa u lt  changes the output w hen the fa u lt  is activated . To detect a 
bridging fa u lt , it is clear that test t m ust not o n ly  activate the fa u lt  but also  
sensitise the ou tp u t to the fau lt.
Fig. 5.8 sh o w s  three examples o f  IBF’s. In the third case the fau lt  is
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undetectable because the fault perforins Ihe same logic operation on the inputs 
as does the gate. Since both AND and DR functions are idempotent, the fault 
becomes totally  transparent and undetectable.
Theorem  1:
A n y test set w hich  detects all single input stu ck -a t fa u lts  o f an elem entary  
gate also detects a ll the IBF’s o f the gate.
Proof:
W ith ou t loss o f generality , assum e the elem entary gate has three input 
variables a,b,and c. A test set T for single stu ck -at fa u lts  m ust have tests  
( 0 ^ i*91) and (l./>2 # 2) to  detect the tw o  stu ck -at fa u lts  o f input a. Since the gate  
is e lem en tary , there is on ly  one w ay to sensitise the output to any o f its  
in p u ts,th u s p x — p 2 -  p  , and q 1 = q 2 = q • O bviously , in one o f  the tw o  tests  
(0 ,p ,q )a n d  ( l ,p ,q ) , inputs a.b have opposite values. D enote that test by t. t th u s  
activates bridging fa u lt  (a /b ) . W e need to show  t a lso  sensitises the ou tput to  
(a /b ) . One o f  the fo llo w in g  cases m ust occur.
Case 1:
If u, b have equal parity in gate function  F (th a t is a, b or a ,b occur in the  
sam e tim e), either * (a /b ) or + (a /b )  w ill  be undetectable, w here *(a,b) stands for  
an A N D  bridging fa u lt  and + (a ,b ) stands for an OR bridging fa u lt . (Both a and b 
are fa n -o u t-free ). F irst, consider a N A N D  or A N D  gate. In th is case *(a /b ) 
becomes undetectable. The test, t for a/1 is (O i l)  and it can also detect + (a /b ). 
For a NOR or OR gate, + (a /b )  is undetectable. W e have t  = (1 0 0 ) w h ich  is a test 
for  a and a lso  *(a /b ).
Case 2:
If a,b have opposite parity, both + (a /b ) and * (a /b ) are detectable. Since c
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a lw a y s  has the va lu e q to sensitise the gate, F can be considered as a fu n ction  o f  
a,b o n ly . First consider ab or a + b . In the case o f functions ab or a + b ,  (O lq )  
w ill  be the test for a / 1  and also + (a /b ) , * (a /b ).
W e have show n there ex ists an input vector t, a s tu ck -a t fa u lt  test for  
input a, w hich can also detect the bridging fa u lts  + (a /b ) and * (a /b ) if  they  are 
detectable. Since a,b are tw o  arbitrary inputs, w e conclude that a ll IBF’s are 
detected  by any input stu ck -at fa u lt  test set.
Q.E.D
Definitions:
(v i)  A detecting set 5, is the set o f  all the tests for a fa u lt
(v ii)  A fau lt /  , dom inates another fa u lt  /  2, i.e., /  1^ / 2 . if  
and on ly  if  S j [ 11  ]•
The fact that for elem entary gates there ex ists  on ly  one test for every input 
stu ck -a t fau lt suggests the fo llow in g  corollary .
C orollary 1:
For an elem entary gate, every  IBF dom inates at least one input stu ck -at  
fa u lt .
Proof: Direct consequence o f Theorem 1.
There are o n ly  eight different elem entary functions w ith  tw o  variables. 
T hey are all listed  in Table 5.3. Entries for the tw o  colu m ns are the stuck-at  
fa u lts  that are dom inated by the IBF w hich  appear at the top o f the colum ns. 
For exam ple, from  the row w ith  the NOR fu n ction  rX jX 2), the A N D  type IBF
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* (X \ / X 2) is show n to d om in ate tw o  stu ck -a t fa u lts  X  j/ 0  and X 2/0.  H ow ever the 
OR type IBF + ( X 1/ X 2) is not detectable and X is listed .
Example: F = X ,X 2 (N O R ), * (X ,/X 2) >  X , / 0  or X 2/ 0 , and + ( X ,/X 2) is not 
detectable.
Theorem 2 :
A ny test set which detects all single s tu ck -a t fa u lts  o f a circuit constructed  
w ith  elem entary gates a lso  detects all the IBF’s o f the circuit.
Proof:
Since every IBF dom inates at least one s tu ck -a t fa u lt and all single stu ck -  
at fa u lts  are detected, the theorem  is true.
Q.E.D.
In the ULG gate array, each cell is not an elem entary  gate according to its 
definition. But by the su itab le  connection, it w il l  be treated as an elem entary  
gate w ith  respect to the ou tside. A ll eight d ifferent elem entary functions w ith  
tw o  variables can be realised by each ce ll, as sh ow n  in Fig. 5 .9 . A ll the resu lts  
can therefore be used for the detection o f bridging in th is ULG gate array.
It has been show n [7] that a test set w hich d etects a ll IBF’s o f  a elem entary  
gate w ill  a lso  detect a ll its  m ultip le  IBF’s, w hich  are bridging fa u lts  invo lv ing  
m ore than tw o  input leads o f the elem entary gate. T his m eans all m ultip le  
IBF’s w ill also be detected by any single stu ck -a t test set. T h is is very u sefu l in 
practice since there are m any w ell-k n o w n  efficient a lgorithm s to generate tests  
for single stu ck -at fa u lts .
So far it has been proved that any single s tu ck -a t fa u lt  test set o f  an 
elem entary gate can detect a ll the IBF’s and m u ltip le  IBF’s as w e ll. H ow ever, it
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should  be noted again that these IBF’s do not include fan -ou t branches.
5.4 .2  Feedback B rid g in g  F a u lts  (FBF’s)
A feedback bridging fa u lt  is a bridging fa u lt  such that both in v o lv ed  leads 
lie on the sam e path in the circu it.T w o exam ples are show n in Fig. 5 .10 . 
Feedback loops are form ed by these bridging connections. The resu ltin g  circuit 
may become, therefore, sequential. In som e case the signal being fed  back forces 
the output to invert its  logic level and th is starts the oscillation .
The tests (1 0 0 ), (1 1 1 ), (1 0 1 ), and (0 1 1 ) form  a single stu ck -at fau lt test set 
for the circuit show n in Fig. 5 .10 (a ). The correct ou tp u t sequence responding to 
the above tests in the sam e order is 1,1,0,0. If an A N D  bridge is inserted between  
the input AT j and outp u t, the output sequence w ill  not change. The bridging 
fau lt * (X , /Z )  is not detected. T his illu stra tes that single s tu ck -a t tests sets  
may not detect feedback bridging fau lts .
In the first tw o  tests, X x and Z have the sam e logic signals. The bridging 
fa u lts  are, o f course, transparent. The third test resets the output to  0  w hich in 
turn resets the input X  j to 0  through the A N D  bridge. This feedback does not 
affect the ou tput because the forw ard  path is not sensitised  (X 2 = 0 ). Again, the 
fa u lt  is not detected. The last test sensitises the loop. But X lt the expected  
ou tp u t and the previous output are all 0. The effect o f  th is feedback is nil. Thus 
the fa u lt  remains undetected.
H ow ever, if  w e change the test procedure to  (1 0 0 ), (101 ), (1 1 1 ), (O il) , the 
n ew  expected output sequence is 1 ,0 , 1 , 0  w hereas the fa u lty  circuit gives 1 ,0 ,0 ,0 . 
The third test (1 1 1 ) fa ils  to set the output to 1 since the previous test (101 ) has 
reset the circuit and prevents input X , from  being set again due to the AN D  
bridge. Thus, the effective input is actu a lly  (0 1 1 )  instead o f (1 1 1 ). The output 0
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s ta y s  and fa u lt is detected. W e call th is m ethod o f rearranging any stu ck -a t  
fa u lt  test set to detect bridging fa u lts  sequential sensitisation . It has the 
advantage that no additional test  is required.
Definitions:
(v iii)  A non -in vertin g  output feedback bridging fa u lt
(NO FBF) is a feedback bridging fa u lt  that in v o lv es  the
primary ou tp u t and any  other lead in the circuit so that the 
total num ber o f  inversions in the loop is zero or even value.
( ix )  A 1(0) test is a test such that the good circuit output 
fields 1( 0 ) w hen the test is applied.
Theorem  3:
In a fan -ou t-free  circuit, an NOFBF can be detected by rearranging the  
order o f  the tests o f  any s tu ck -a t fa u lt  test set.
Proof:
A ssum e the NOFBF is * (Y /Z ), w here Y is som e lead in the circuit and Z is 
the ou tput. W ithin any stu ck -a t fa u lt  test set, there ex ists  a test t , for Z / l ,  and
it is a 0 -test. There a lso  ex ists  a test 1 2 in the sam e test set for Y/o, and it is a 1-
test because there is no net inversion  from  Y to  Z and the circuit is fan -ou t-free . 
(I f  there are fan -ou ts in the circuit, the path from  Y to Z is no longer unique  
and som e other paths from  Y to  Z m ay have net inversion effect. Thus, the test  
for  Y/o ma y  be a 0 -te s t.)  A fter  the application o f t ,, the ou tp u t is le ft  at 0. Then  
apply 1 2. If * (Y /Z ) is present, the ou tp u t w ill not change to 1 because
Y \ t 2 -  1 and Z = Y*Z =1*0 =0
The circuit is then seq u en tia lly  sensitised  to  detect *(Y /Z ) by input 
sequence t xt 2. Sim ilar argum ents hold  for + (Y /Z ) w ith  o n ly  som e necessary
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changes in signal levels.
Q.E.D.
In a m u ltip le -leve l circuit, each path m ay have more than one possible 
NOFBF, see Fig. 5.11 for exam ple. The fo llo w in g  theorem  indicates that it is not 
necessary to detect them  w ith  separate tests.
Theorem 4:
If tw o  NOFBF’s share the sam e path on w hich  there is no fan -ou t point, the 
detection of the NOFBF w ith  the longer loop by sequential sensitisation  w ill 
also  detect the other.
Proof:
The tw o fau lts  O 'j/Z ), (F 2/Z )  ob v iou sly  have the sam e typ e o f bridges. 
A ssum e (F j/Z )  is the one w ith  longer loop. The path from  Y x to Z contains the 
path from  Y 2 to Z because the path is unique (n o  fan -ou t point). There is also 
no net inversion between F , and F 2 since both paths FjZ  and F 2Z have an even 
num ber o f inversions. Therefore, if the path is sensitised , Y t and Y 2 w il have the 
sam e logic value. If test sequence t ,r2 seq u en tia lly  sensitises the circuit to detect 
(F j /Z ) , and t 2 is a test for F j /p  w here p is a logic value, then t 2 is a lso  a test for 
F 2/p . C onsequently t ,r 2 also sequentia lly  sensitises to circuit to detect (F 2/Z ).
Q.E.D.
Definition:
A non-inverting feedback bridging fa u lt  (N FB F) is a 
feedback bridging fau lt so that the total num ber o f  
inversions in the loop is even.
In Fig. 5 .11, if  F , and F 2 are connected by * (F 1/ F 2), then th is w ill be an
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NFBF. W e also find that * (K 1/ Z ) and * (T 2/Z ) are NFBF’s as w ell as NOFBF’s. 
The o n ly  difference between NFBF and NOFBF is that the latter in vo lves the 
prim ary output lead and the form er may or m ay not. In fact, NOFBF is a special 
case o f NFBF Therefore, in designing a test for * 0 ' , / T 2). one can assum e Y 2 to be 
the prim ary output lead and properly rearrange a single stu ck -a t fa u lt  test set 
for the detection. For exam ple, in Fig. 5 .12, gates 1 and 2 can be sensitised  so 
that Y 2 becomes the on ly  variable o f Z. Y 2 can then be v iew ed  as a primary  
ou tp u t. By rearranging the order o f tests o f any single stu ck -a t fa u lt test set for  
the subnetw ork (gates 3 and 4 ), * { Y X!T^) can be* detected as long as X 4 and X 5 
remain 1. H owever, the com putation may become prohib itively large when the 
circuit com plexity grow s and every  NFBF needs its special ordering o f tests. An 
alternate approach is outlined  below .
Fig. 5 .12 sh ow s the sam e circuit as Fig. 5.11 except that the NFBF * ( } ' , / r 2) 
is show n instead o f the NOFBF’s. assigns 0  to X 3 w hich should  set Y 2 to 1. 
But X , is also 0. Because o f the A N D  bridge, Y 2 = 0  instead o f the intended 1. 
The rest of the path (from  Y 2 to Z) is sensitised  by / Hence, is a test for  
* (T j /T 2). It is also a test for X 3/ l .  But not a ll tests  for X 3/ l  can detect * ( Y X/ Y 2). 
A n exam ple can easily  be obtained by sw apping the input assignm ents o f X , and 
X 2. The new  input vector t 2 (1 0 0 1 1 ) is s till  a test for X 3/ l  but not * ( Y X/ Y 2) 
since X x = 1 which is not able to change Y 2 because o f A N D  bridge.
Definition:
a. T w o fa u lts  belong to a fau lt equivalence class if  and on ly  
if  the output functions due to each fa u lt  are identical.
A fau lt equivalence class spans an elem entary gate if  there  
is a single stu ck -a t fa u lt  in the class for each input and 
output line. For exam ple, X 1/ 0 .X 2/ 0 .Z /I  spans the N A N D
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gate Z = X , X 2.
b. The test w hich detects the fa u lt  class that spans the gate 
w ill be ca lled  a u test. U is obtained by com plem enting every  
bit position in u. For exam ple (1 1 )  is the u test for a tw o -  
input N A N D  gate.
c. A gate G in netw ork N is op tim ally  desensitised  by a test  
set T for N, if all tests in T apply either u or U to G. N is 
op tim ally  desensitised  by T if T op tim ally  desensitises every  
gate in N.
Refer back to Fig. 5 .12. If th is optim al desensitisation  w as used throughout 
the test generation, the test for X 3/ l  w o u ld  be r 3 (0 0 0 1 1 ) instead o f t 2 because 
gate 4 should  be op tim a lly  desensitised . W e find that 1 3 detects * 0 ' , / } ' 2) also.
Theorem  5:
A ny single s tu ck -a t fau lt test set w ill  a lso  detect a ll the NFBF’s in a 
circuit if the test set op tim ally  desensitises the circuit w ith  the possible  
exception o f one gate for each test in the set, possible a different gate each test.
Proof:
A general case is show n in Fig. 5 .13 . X x is not necessarily  a prim ary input 
and Z j is not necessarily  the prim ary ou tp u t. A ssum e there are an even num ber 
o f inversions betw een gate 2 and 1 so that * (X  XIZ j) is a NFBF. To test for Yn /  I 
requires Y„ =0 and gate 1 to be sensitised , i.e., gate 1 has input ( 1 1...10). To make 
T 1= l ,  any input 0  to  gate 3 w ill do. H ow ever, because o f  optim al desensitisation, 
gate 3 w ill  receive its  u test (0 0 ...0 ). Going d ow n  the path, u and u tests are 
used a ltern a tive ly . Because there are even num ber o f lev e ls  from  gate 3 to gate 
4, gate 4 needs an a ll 1 u test and gate 2, the a ll 0  u test. If * ( X XIZ 3) exists, X x = 
0 forces Z x to be 0  instead o f the intended 1 . Therefore, a test for X 2/ l  is a lso  a
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test for * (X 1/ Z 1) if  the test op tim ally  desensitises the circuit except gate I, 
w hose input (1 ...1 0 ) is called an e test [10]. If all the single s tu ck -a t fa u lts  are 
detected in th is manner, all the NFBF’s w ill a lso  be checked.
Q.E.D.
The proof considers N A N D  netw orks o n ly . It shou ld  be noted that every  
netw ork can be transform ed into an equ iva len t N A N D  netw ork from  w hich all 
the inform ation pertaining to the diagnosis o f the original netw ork can be 
obtained. Therefore, Theorem 4 holds for circuits realised by other gates than 
N A N D ’s.
Definition:
An inverting feedback bridging fa u lt  (IFBF) is a 
feedback bridging fau lt such that the total num ber of 
inversions in the loop is odd.
The feedback bridging fa u lt in the circuit sh ow n  in Fig. 5 .1 0 (b ) is an IFBF. 
Since both inputs to gate 1 are 1, the signal being fed  back (0 )  through the AND  
bridge w ill  in turn invert the ou tput, i.e., itse lf . O scillation m ay occur. The 
actual behaviour depends on the sw itch in g  characteristic o f  the loop. If the 
circuit has zero propagation delay or the d elay  is less than the rise ( fa l l)  tim e, 
the output w aveform  catches up w ith  the input and the circuit w ill  stay  at an 
interm ediate level. On the other hand, if the rise ( fa l l )  tim e is significantly  
faster than the delay , the output is a lw a y s  running behind the input and 
oscillation  resu lts. M ost available circuits have their rise tim e quite close to  
their propagation delay . U n less several gale d e la y s ex ist in the loop, the ou tput  
w ou ld  stay  at its threshold. Since th is is not a va lid  logic lev e l,th e  hardw are o f  
the tester m ay be confused un less it is capable o f sensing in va lid  signal levels.
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Definition:
A feedback loop created by a feedback bridging fau lt is 
desensitised by input vector t if  t forces the loop to stay  at a 
valid  logic level.
T hus, the confusion  of oscillation and threshold  level can be avoided if all 
inputs desensitise the feedback loop. A pplying input vector (1 1 1 0 ) to the circuit 
in Fig. 5 .10 (b ) forces the feedback loop (th e  ou tput, too) to  stay  at 0 due to feed  
forw ard  along the bridge. But the fa u lt free ou tput should  be 1. Hence, (1 1 1 0 )  
is a test for the IFBF. The detection is actu a lly  accom plished by sending a signal 
through the desensitised feedback path (th e  bridging fa u lt)  and then inverting  
the intended output. Feedback path desensitisation is m erely a tool to prevent 
invalid  signals by feeding signals forw ard along the bridge.
Theorem 6 :
In a fan -ou t-free  circuit, any single stuck-at fau lt test set can also detect 
all the IFBF’s o f the circuit.
Proof:
A ssum e an IFBF * { Y \ / Y 2) w here Y x and Y 2 are tw o  points along any path 
and Y 2 is closer to  the circuit output Z than Y x is. Since the circuit is fan -ou t-  
free, a ll paths are unique. A ll tests for T , / l  w il l  have the path Y XY'2Z sensitised  
and Tj = 0. Hence Y 2 = 1 because there are an odd num ber o f inversions between  
Y | and Y 2 (th e  bridging fa u lt  is an IFBF). The tests  a lso  desensitise the feedback  
loop. A t the sam e tim e th is desensitising va lu e  0  trave ls  from  Y j to Y 2 through  
the feedback path and com plem ents Y 2 because o f *( Y X/ Y 2). The output Z also  
changes because the path Y 2Z is sensitised. * ( Y l/ Y 2) is detected by any test for  
T j / 1 . Therefore * { Y \ / Y 2) > Y x/ \ .  In the OR bridging, w e find +(T 1/ Y 2) > Y 1/ 0  in 
the sam e manner. Therefore, a ll IFBF’s can be detected  by any single stu ck -at
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fa u lt  test set if the circuit is fan-out-free.
Q.E.D.
11 can therefore be concluded that in a fan -ou t-free  circuit all such bridging 
fa u lts  can be detected by the test set for stu ck -at fau lts , and it is unnecessary to 
use extra test sets for such bridging fa u lt detection.
5 .6  C on clu sion
For most integrated circuit testing, three kinds o f fa u lty  model have been 
used, nam ely stu ck -at, bridging and stuck-open fau lts . Am ong them , the 
stu ck -a t fault is at present the most w id e ly  used in IC system  detection. 
Stuck-open fa u lts  especially  occur in integrated circuits made by CMOS 
technology, and because CMOS has been show n as the major trchnology in I.SI 
and VLSI ICs the importance o f detection o f open fa u lts  has been increased 
recently .
In this chapter, the behaviours o f  these fa u lts  has been considered and 
relationships betw een stu ck -at fa u lts  and bridging fa u lts  has been given. In the  
fo llo w in g  chapters effort w ill be put into the diagnosis and detection o f these 
fa u lts . It w ill be seen that because o f the particular ULG gate array structure, it 
m ay provide benefits for fa u lt diagnosis and detection.
-  5. 20  -
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Pig.5.3 Examples of bridging faults  on gate inputs
Fig.5.4 Logical model of input bridging (a
Fig.5.5 Logical model of feedback bridging 0
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Fig.5.10 Feedback bridging faults
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Fig.5.13 The general network
CHAPTER 6
DIAGNOSIS OF FAULTS IN A TREE STRUCTURE
6.1 Introduction
A s w e have seen in the developm ents in an earlier chapter, a m odule tree  
structure can realise any com binational function  o f n prim ary input variables 
(X j.X 2, . .  - , ) if  a su itable pattern o f zero’s and one’s  is applied to  the control
leads (C j.C 2 .......... ^ 2"-i  ̂ lree The tree s t ruct ure is therefore
fu n ction a lly  com plete. If the control leads are accessible then o b v io u sly  the tree 
can be reconfigured (rededicated) as desired to realise any com binational 
function  o f n variables by changing the pattern o f one’s and zero’s on the  
control leads. According to th is  structure a ULG gate array has been developed
[2], the topology o f w hich is repeated in Fig. 6.1
Therefore this m odular structure has potential application in th e  design o f  
h igh ly  reliable, self-reconfiguring sy stem s. In fact, i f  it  becom es possible to  
locate a fa u lt  to  w ith in  som e substructure o f the m odule, the m odule m ay s till  
be u tilised  to  realise a subset o f  the 2 " fu n ction s o f n variables [3]. T his comes 
about because o f  the redundancy inherent in the m odular architecture.
The m odular tree structure, show n in Fig. 6 .1 , is able to  realise any  binary 
definite m achine w ith  order o f  definiteness u, w here u  is the depth o f  the tree. 
A lso  a sequential netw ork can be realised by this structure, using a single  
feedback w ire.
In this chapter, a diagnosis of faults in this modular tree structure w ill be
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discussed.
6.2 Fault Location In Modules
A m odule w ith  one primary input x and tw o  control inputs C 0 , C x is 
sh ow n  in Fig. 6 .2 . This m ultip lexer m odule can perform any o f the 16 
com binational fu n ction s o f tw o  binary variables. The function to  be realised is 
determ ined by selecting an appropriate pattern of one’s, zero’s and x j for the 
control inputs.
The fo llow in g  definitions define indistinguishable faults:
( i)  /  o fau lt in a gate: A ny s-a  fau lt w hich is
indistinguishable from  a s-a - 0  on som e gate input.
( ii)  /  i fau lt in a gate: A ny s-a fau lt w hich is
indistinguishable from  a s-a - 1  on som e gate input.
For exam ple, if  there is an inverter betw een a primary input and AND gate 
input, an /  0( /  i) m ay be caused by s-a - 1  (or  s-a-O) on the prim ary input, or a 
s -a -0  (or s -a -1 )  on the output o f the inverter. Referring to Fig. 6 .2 , W 2 s -a -0  or 
s-a-1 are both /  j fa u lts  in gate 0, and W 2 s-a-1 or W 3 s -a -0  are both / 0 
fa u lts  in gate 0 . A ll / 0 fa u lts  in an A N D  gate are indistinguishable from  each 
other, and a ll /  ! fa u lts  in an OR gate are indistinguishable. The form er is 
equ ivalen t to a s -a -0  on the output o f the A N D  gate, latter to s-a-1 on the
o u tp u t o f the OR gate. Therefore, if an A N D  gate (OR gate) has any / 0( / i )
fa u lt  it w ill be able to perform on ly  the constant function  0 (1 ). Since the  
ou tp u t o f the tree is the sam e for indistinguishable fau lts , the manner in which  
the fa u lty  tree can be identified is the sam e. It is not necessary to locate these  
indistinguishable fa u lts  to the w ire leve l. Som e special patterns u sefu l for fau lt
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location arc now  introduced.
Pattern Definitions [4]:
A binary string o f length 2l ( k is a positive integer) 
consisting o f 2L _1 Os (or Is) concatenated w ith  a string of 
2k ~l ls (o r  Os) is a K -pattern. For exam ple, 01 and 10 are the  
on ly  1-patterns, w h ile  0 0 1 1  and 1 1 0 0  are the o n ly  2 - 
pat terns.
A ny K -pattern is a (0 ,k )-p attern . An (i.k )-p attern  is an 
(i-1 ,k )-pattern  concatenated w ith  itse lf  (i > l ) .  For exam ple,
0 1 0 1  and 1 0 1 0  are ( 1 , 1  )-patterns, 0 0 1 1 0 0 1 1  and 1 1 0 0 1 1 0 0  
are ( 1 ,2 )-patterns. 0 1 0 1 0 1 0 1  is a ( 2 , 1  )-pattern, and 
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1  is a ( 2 ,2 )-pattern.
A ny K -pattern is a lso  a (0 .* )’-pattern. An (i Jc )'-pattern is 
an ( i —\ J c ) -pattern concatenated w ith  the com plem ent o f 
itse lf  (t ^ 1 ). For exam ple.0110 and 1001 are (l.l)'-p a ttern s,
0 1 1 0 1 0 0 1  is ( 2 .1 ) - pattern, 0 0 1 1 1 1 0 0  is a ( 1 .2 )-pattern .
For the m odule in Fig. 6 .2 , tw o  patterns are 01 , 10; both are 1-pattern.
The fo llo w in g  tw o  lem m as illu stra te  som e interesting properties possessesd  
by ( i,k )  and (t Jc )-p atters, respectively .
Lem ma 1 :
In an (i, k )-pattern , for each x-label code C, there ex ists exactly  one x-label 
code w hich is Ham m ing distance One from  C. The difference a lw a y s  occurs at 
the kth  bit.
Codes are input com binations [3]. If a code w ou ld  norm ally  produce a zero
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ou tp u t, the code is said to have label 0. A code has label 1 if  it produces a 1 
ou tp u t.
Proof:
For any (O .k)-pattern, the binary sequence used to  represent the elem ents  
o f the pattern is k bits w ide. O b viou sly , the kth bit (m ost significant) w ill be 0  
in the first half o f the representation, and 1 in the second half. T w o codes from  
different halves are Hamm ing distance One from  each other if they are different 
o n ly  in the kth bit. O bviou sly , by construction each code in a k-pattern a lw ays  
has exactly  one other code w hich is H amm ing distance One from  it at the kth  
bit. A lso , the tw o  halves o f the representation are d ifferen tly  labelled. The 
Lem m a is proved for (0 ,K )-pattern .
Induction basis: the argum ent above proves the lem m a for (O .k)-patterns.
Induction hypothesis: A ssum e the lem m a is true for ( i - 1  ,k)-patterns.
Induction step: sh ow  it is true for (i,k )-p a  Item s.
A n y (i.k )-pattern  is constructed by concatenated tw o  identical Ci- 1 ,k )- 
patterns together. Therefore the binary representation o f  the (i.k )-pattern  w ill  
consist o f (i+ k )-b it codes instead o f  ( i+ k - l ) -b it  codes. Those codes representing  
the first ( i- l.k )-p a ttc r n  a lw a y s  have 0  as the m ost significant bit, w hereas those  
codes representing the second (i-1 ,k )-p attern  w ill have I. There ob viou sly  can 
be o n ly  code in the first ( i- l,k )-p a tte r n  w hich is H am m ing distance One from  
each code in the second pattern, and these codes w ill be identical except for the 
(i+ k )-b it . This means they  represent the sam e bit in tw o  ( i- l.k )-p a tte r n , and  
hence have the sam e label; any other codes H amm ing d istance One apart m ust 
both represent bits in the sam e ( i- l.k )-p a tte r n  and hence are covered by the  
induction hypothesis. Therefore, for each code C in an (i,k )-p attern , there is
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ex a ctly  one code w hich  is labelled d ifferen tly  and Hamming distance One from  
code C.
The index num ber o f an (i Jc )'-pattern is i+1.
Lem ma 2:
In an (i .k ) -pattern , for each x-label code C, the index num ber ( i+ 1 ) gives  
the exact num ber o f 3f-label codes w hich are Ham m ing distance One from  C.
Proof:
The lem m a w ill  be proved by induction on i.
Basis: It is true w hen i is equal to 0  by the proof o f  lem m a 1.
Induction hypothesis: A ssum e the lem m a is true for i-1.
Induction steps: sh ow  it is true for i.
The sam e argum ent as in the proof o f  lem m a 1 can be fo llo w ed , except that 
tw o  codes occupying corresponding positions in the tw o  ( i- l.k )-p a tte r n s  w ill  
have one more code w ith  different label and H am m ing distance One from  it than 
those in ((i+1 ).k]-patterns. By induction hypothesis, the index num ber o f  an ( i-  
l ,k )-p a ttern  is i. Therefore, for the (i.k )-p attern , i+1 is the num ber o f  
differen tly  labelled codes that are Ham m ing distance One from  code C.
Fig. 6 .3  sh ow s an exam ple , som e special patterns for this exam ple are 
sh o w n  in Table 6 . 1 .
In Table 6 .1 , codes 01 and 10 are the o n ly  codes Hamming distance One 
from  00. A s predicted by lem m a 1, there is exactly  one code (1 ,0 )  in the (0 ,2 )-  
pattern w ith  a 1-label that is H amm ing d istance One from  00, and there is 
exa ctly  one code (0 ,1 )  w ith  a 0-label that is H am m ing distance One from  00  in
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the (1,1 )-pattern. Lemma 2 says there should  be tw o  1-labelled  code codes 
Ham m ing distance One from  00  in the ( 1 .1 ) - pattern. These are 01 and 10.
6.3 Unique Detection Conditions
Every single s-a  fa u lt  in a m odule has a unique detection condition [4].
For each j, w here [ j  ]1o=[c ,̂)l • • • a j]2, the num ber j k * is defined as
[ jk * ]io=[<*„, • • a L • • • a j 2 f ° r k in the range 1 ^ k  .
For exam ple, in Fig. 6.3:
Let j = 2 : then  
I) )io * [2]io = io]2
and
U l ho = lio = [t th  = [3]io
and
[y'2 lio —[2 2 ]io =[oo]2 =[o] 10 
sum m arising 2 X* = 3, 22‘ = 0, 3 /  = 2 and 33* = 1
The notion o f sensitising a s-a fa u lt is introduced briefly below . If w, is 
stu ck  at 0 , w here w, is an input o f the A N D  gate, the fa u lt  w ill  be sensitised if 
and o n ly  if  a test assigns va lu e 1 on w, and a path is provided to propagate the  
error to the output. Since the m odule structure is a tree, a unique sensitised path 
a lw a y s  ex ists for each s-a  fa u lt  so the basic problem is assigning the fa u lty  w ire  
a va lu e  opposite to the s-a  fau lt.
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For the an a lysis  purpose, w e  use the sin gle  m odule as show n in Fig. 6.4. 
From th is it can be seen that the basic cell in the ULG gate array is the sim plest 
usage o f that m odule.
Lemma 3:
In a single m odule, as in Fig. 6 .4 , an /  ] fau lt on the xk input w ire of the jth 
A N D  gate w here 1 < k and 0 ^ j  ^ 2 '" — 1 , can be detected if and o n ly  if C} = 1, 
C. * =  0 and the prim ary inputs are (<*,„  aq), w here [a,,, . . .  , a j 2 =
\.jk lio*
Proof:
Let [ j  ] 10 = [<*,„ • • • a t ■ • • arjk and [ jk ‘ ] 10 = [<*,„ • • ■ a* • • • oq]2
Since C. * = 0  and the prim ary inputs are [ j k ‘ ]10, the ou tp u t o f the m odule
sh ou ld  be 0. H ow ever, the /  j fa u lt  on the input w ire o f the kth input variable  
to the jth gate w ill  select C} = 1, causing the m odule ou tp u t to be 1. A error is 
detected.
N o other prim ary input com bination w ill select gate j. N o other values for  
Cj  and Cj  • w ill  detect the fa u lt . Therefore, the test is unique.
Theorem 1 :
In a single m odule, as in Fig. 6 .4 , any single s-a  fa u lt  except an /  j fa u lt  in 
the OR gate and s-a -0  or s-a-1 on the m odule output, can be detected by a 
unique detection condition.
Proof:
The unique detection condition for an /  i fa u lt  in an A N D  gate is already  
proved in the lem m a.
( i)  To detect an /  , fa u lt  on C j , set C} = 0  and let the
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primary input by [y ] 10 = [<*,„ • • • a j 2. Since C} is s-a -1 , the  
m odule output w ill be 1, detecting the fa u lt . Since no other 
input w ill activate gate j, no other input can detect the fau lt.
(ii)  To detect an /  0 fa u lt  in the jth A N D  gate, let C} = 1 
and let the prim ary input be [ j  ] 10 = [am • • • a j 2. The expected  
m odule output is 1, but any /  0 fa u lt  in A N D  gate j w ill  
cause its output to be 0. Thus, the fa u lt  is detected. Since no 
other input w ill activate gate j, no other input can detect the  
fau lt.
W ith the resu lt o f lem m a 3, the theorem  is proved.
The resu lt o f the above lem m a and theorem  is illu stra ted  by the fo llow in g  
exam ple, see Fig. 6.5.
(1 )  Input "a" s-a -0  can be detected if  and o n ly  if  C 0 -  1 and  
X 2x J = 00.
( 2 ) W 3 s -a -0 , w hich  is an f  x fa u lt  on w ire 1 in gate 0 , can 
be detected if  and o n ly  if  C 0 = 1. C x = 0  and x 2x x = 01.
(3 )  b s-a-1 can be detected if  and o n ly  if  C x -  0  and x 2x x =
01 .
(4 )  VV5 s-a -1 , w hich  is an f  x fa u lt  on w ire 2 in gate 2, can 
be detected if  and o n ly  if  C 2 = 1, C 0 = 0  and x 2x x = 00.
Even though each fa u lt  has a unique detection condition, a given control 
pattern and test input m ay sim u ltan eou sly  sa tis fy  more than one detection  
condition.
In the above exam ple, if  a control pattern satisfies condition 2, it w ill be 
able to detect not on ly  VV3 s -a -0 , but also b s-a-1 if  it ex ists. Therefore, som e
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other patterns are necessary to d istinguish  betw een these fa u lts  in order to be 
able to locate fau lts .
From lem m a 3, to detect an /  x fa u lt  on w ire k in gate j, w e m ust apply  
an input code (/* *) that is Ham m ing d istance HD ONE from  code j and the label 
o f j m ust be different from  the label o f  j k 4 in the control pattern. From lem m a  
1 if an (i.k )-p attern  is chosen for the control pattern,and if  the prim ary input is 
j k ' ,  then j is the o n ly  oppositely  labelled  input code HD ONE from  j k t . 
Therefore, o n ly  /  j fa u lts  on w ire k in gate j w ill  be detected. If an (£ Jc ) -  
pattern is applied, then by lem m a 2 , there are j+ 1  d ifferen tly  labelled  input 
codes HD ONE from  j k ' .  Therefore, any one o f i+1 /  j fa u lts  w ill  be detected. It 
can be concluded that (i .k )'-patterns are particu larly  su ited  for detection o f  
fa u lts  since m any fa u lts  are detected by a single test, and that (i,k )-p attern s are 
better su ited  for fau lt location since o n ly  one fa u lt  o f a typ e is detected.
6.4 Fault Location In Combinational Trees
An im portant feature o f  a tree stru ctu re  is the unique sensitised  path for  
each control lead. That is, the va lu e  o f any control lead in the tree can be 
propagated to the tree ou tp u t o n ly  w hen  a specific input com bination is applied  
to  the tree. C onversely , any  input com bination to a tree sensitises a unique path 
from  som e control lead to  the netw ork ou tp u t. Since, inside a tree, the ou tput o f  
a m odule is a control lead o f  a m odule in the next lev e l, an error from  the  
ou tp u t o f a fa u lty  m odule can be propagated to the ou tp u t o f  the netw ork  on ly  
w hen the unique path is sensitised . The above characteristics o f a tree sim plifies  
the problem o f fau lt location to a great exten t.
6.4.1 Single s-a-f Assum ption
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Except for the last m odule in the tree, fa u lts  on the ou tput o f a m odule arc 
indistinguishable from  the fa u lts  on the corresponding control lead o f a m odule  
at the next low er lev e l. To an alyse  fa u lts  w ith in  a tree, partition the tree into  
segm ents as show n in Fig. 6 .6 .. The gate W  is located in m odule marked M, 
w h ere \V represents both the input in binary form  that activates the gate and  
the gate control lead. Subtree TSf includes a ll c e lls  betw een the output o f the  
ce ll M and the root o f  the w h o le  tree. Subtree 7V is the subtree w hose root is 
control lead W and w hose leaves are a lso leaves o f  the w h o le  tree. From the  
previous discussion, w e m ust input a fixed s1ring(/3) to  7Y in order to sensitise  
the unique path from  the output o f m odule M to  the sy stem  output z. Input W  
is the input that activates gate W . a  is an input string  to subtree 7V that 
propagates a test pattern to cell M.
Let I -  {0,1} and / ’ be the set o f all str ing  o f  e lem en ts in I. The notation  
A w  0  w ill be used to represent fa u lt  detection test se ts  w here A is the set o f  a ll 
elem en ts in /* having length 1 for  som e integer 1, ( 0 ) ,  w t l , /3 c /' , and n -  1 + 
lgC/3) + lg (w ) w here lg (x )  denote the length o f  binary string x. n is the num ber 
o f  binary input variables to the tree.
If a single s-a  fa u lt  ex ists an yw h ere in the tree, say  in m odule M show n in 
Fig. 6 .6 , the set o f input strings that produce erroneous ou tp u ts  during the fa u lt  
detection  test to be described w ill be in A w  0  form  for som e integer 1.
Since 0  is unique for each fa u lty  m odule in the tree, once 0  is determ ined, 
th e  resu lt o f the previous section m ay be used to  test  the fa u lty  m odule.
6.4.2 Fault Location Algorithm I ( Location o f Single s-a Faults in a
Combinational Tree w ith  n Primary Input Variables.)
Step I A pply a ll possible prim ary input com binations to  the tree for each
- 6 .  1 0 -
o f the tw o  (i ,l)'-control patterns w here i + 1 = n. This is a detection test for 
m ultip le  fau lts
( i)  If no error is detected, term inate the procedure. No s-a  
fa u lt  ex ists in the tree. If an error is detected, the set o f  
inputs producing error ou tputs w ill  be in Aw  0 form .
( ii)  If a ll error ou tp u ts are 0, term inate the procedure. The 
fa u lty  m odule can be located d irectly  by 0 . Let k. 
then the jth A N D  gate in the m odule has an /  0 fa u lt  in it.
( iii)  If any error ou tp u t is 1, fu rth er  tests  are required.
Step II A pply the a ll-0  pattern to the control leads o f the tree and aw fi 
(an y  aeA  ) to the prim ary inputs. If the ou tp u t is 1, term inate the procedure. Let 
[ j  lio— I2. the jth control lead o f the fa u lty  m odule is stuck  at 1. If the output 
is 0 , let k = l and continue w ith  Step III.
Step III A pply the (m, — k ,k )-pattern, w here m, = lg (w ), to the fa u lty  
m odule that propagates 0  to the jth control lead. That is, to  the w h ole  tree, an 
(n —k —lg (a ), k +lg (c*))-pattern w hich w il l  propagate a 0  to  the jth control lead 
o f the fa u lty  m odule under any a  (aeA  ). The m odule input shou ld  be [w ]2.
( i)  If the ou tp u t is 1, term inate the procedure. A n /  i fa u lt  
occurs on the kth prim ary input to the j k ’ th A N D  gate in 
the fa u lt  ce ll located by 0  .
( ii)  If the ou tp u t is 0, set k = k + 1 and repeat Step III.
This can be show n in a flow  diagram , see Fig. 6.7.
W e now  illu strate  the above by the fo llo w in g  exam ple w hich is show n in 
Fig. 6 .8 .
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Table 6.2 displays the /3 that uniquely correspond to each module.
Table 6.3 contains an an a lysis  o f five fau lts . It shou ld  be noted that if w  
=/3=a (n u ll string, see the bottom row in Table 6 .3 ), then a s-a fa u lt exists on 
the tree output. The remainder o f the table is se lf-exp lan atory .
6 .5  M u lt ip le  S lu c k -a t  F au lt
Tor m ultip le s-a fau lt detection , additional test sets  are required. More 
w ork in th is area has been done by F.G.Gray et al. Here w e show  how  to use 
their resu lts in the detection of m ultip le  slu ck -at fa u lts  o f the IJLG gate array. 
For more details, see reference [3].
6.5.1 F au lt L ocation  A lg o r ith m  II ( fo r  d e te c t in g  m u lt ip le  s-a f a u l ls a n d  
lo c a t in g  s in g le  s-a fa u lts  in  a c o m b in a tio n a l tre e  w ith  n in p u t  
v a r ia b le s )
Step I: A pply a ll possible prim ary input com binations to the tree under 
tw o  (i ,l)-p a ttern  w here i + 1 = n. T his is a m ultip le  s-a  fa u lt detection test.
( i)  If no error is detected, term inate the procedure. No s-a  
fau lt ex ists in the tree.
( ii)  If errors are detected, but the set o f  inputs producing  
error outputs is not in Aw i3 form , term inate the procedure 
(N on-locatab le m ultip le  s-a  fa u lts  occur).
( iii)  If all error ou tp u ts are not the sam e, term inate the  
procedure (N on-locatab le m u ltip le  s-a fa u lts  occur).
( iv )  If all error ou tputs are 0. term inate the procedure. The 
fa u lty  m odule can be located by /3 . Let [y]i„= [w ]2; the jth 
gate in the m odule has an /  0 fa u lt  on it.
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( v )  If all error outputs are 1, and if w=/3=A (n u ll string), 
term inate the procedure (s-a - 1  on an output o f the tree 
occurs); otherw ise further tests are required.
(v i)  Let W = w , B =/3 , J = j and A ' = A, and go to Step II.
Step II; Locate the apparently fa u lty  m odule M by B, then the subtree  
having the Jth control lead of the fa u lty  m odule as its root is nam ed as T} . 
A pply one o f the tw o  (i .1 )-patterns to Tj (i - l g  (a')—l )  w h ile  settin g  all the  
rem aining control leads o f the tree to 0. The set o f test inputs is \ y W B [ y \ 2 *  [h ] 10 
and Ch = 0  in the (i ,1 )-pattcrn applied to the subtree 7Y }. A pply the other 
(i .l)'-pattern  to Tw- and repeat the above procedure under that pattern.
( i)  If no error is detected, go to Step III (n o  s-a fa u lt  ex ists  
in T j ).
( ii)  If a ll ou tputs are 1, term inate the procedure. (A  s -a * l  
fa u lt ex ists on Cj  o f  the fa u lty  m odule or its  equ iva len t.)
(iii)  If errors are detected, but the set o f inputs producing  
error outputs is not in Aw/3 form , then term inate the  
procedure, (non-locatable m ultip le  s-a fa u lts  exist in 7Y -) 
iv )  If the set o f input detecting error ou tp u ts is in A w 0  
form , go to Step III .
Step III: Let K = 1 and a'eA ' . This part checks for s-a-1 fa u lts  on primary  
inputs to m odule M.
( i)  A pply to Tm (the subtree w hose root is m odule M ) the  
(nM—lg (or*) - K, Jg(a') + k)-pattern  (nA/ is the num ber o f  
input variables to subtree TSJ) w hich , under fa u lt-free  
condition, propagates an (m -k .k )-p a ttern  w hose Jth elem ent  
is 0  to m odule M. A pply 0  to a ll the rem aining control leads
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o f the tree. Input to the tree any yWB  w hich gives the  
correct output in Step II. If the output is 1 , there is an /  , 
fa u lt on the Kth primary input to the J K * th AN D gate o f  
m odule M.
( ii)  Let K = K +1. If m, -  K <  0  (m, *  lg (W )), then  
term inate the procedure; o th erw ise  go to Step Ill-i.
Step I I I : Let K = 1 and a'eA ' .
( i)  T he sam e as Step Ill-i.
(i i )  Let K = K + 1. If m, —K  ^ 0  (w h ere  m, = lg (W )), then go 
to Step I ll- i’; o therw ise, let A ’ = A. [J ]1(,=[w ]2, W = w , and B
=0 . If A'  ^ 0 , go to Step II. O therw ise, s till  go to Step II, but
apply the a ll - 0  pattern to the tree instead o f the (£.!)'- 
patterns. This tests for s-a - 1  fa u lts  on leaves o f the w h ole  
tree.
6 .5 .2  E xam p le  o f  T h e  A lg o r ith m  I I  a p p lic a t io n  
Refer to Fig. 6 . 8  and Table 6 .2  and Table 6.4.
In the last row o f table, m odule 7 w here w ire 31 s-a-1 ex ists is located by 
0=V  (given  in colum n 1(2)). W ire 30  and the subtree rooted to it are tested by 
Step II for /  | fau lts . The test resu lt indicates the existence o f  a single /  j fau lt, 
but w ire 30 stu ck  at 1 is elim inated by "No" in colum n 11(2). Then, w ire 31* s-  
a-1 is locatable and located by the positive answ er to  Step / / /  -i, w  -  0 , and 0 = y  
. Since the existence o f an f  x fau lt in the subtree rooted at w ire 30 has been
verified, the algorithm  is applied to the subtree again starting at Step I I .
E ven tu a lly , w ire 21* s-a-1 is located by the "Yes" in co lu m n III  -1 , w -= 0  and 0 ’**
0 . and wire 1 0 ’ s -a -0  is located by the "Yes" in colum n III( 1 ), w ‘«  1 and 0" -  00.
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These resu lts in location o f fa u lts  for com binational trees can be relevant to 
an m -ary definite tree o f order o f defin iteness (d ep th ) u and the m odule  
structure, respectively, these structures are show n in Fig. 6 .9 .
H ow ever, each output o f a definite tree is dependent on the inputs at the 
previous u tim e-in tervals. A tim e sequence o f inputs m ust be generated 
corresponding to each input com bination required to test the com binational tree. 
By efficiently overlapping the input sequences, the num ber o f tests required may 
be reduced [6 ].
6 . 6  C on clu sion
Because o f the advantage o f the m odule tree structure, s tu ck -a t fa u lts  can 
be located very easily . The procedure for location has been described. Since the 
m odule tree structure has the universal function  in the realisation o f  the logic 
circuit, a structure w ith  a stu ck -at fau lt may s till  possib ly  be used for logical 
realisation after the fa u lts  have been located, addressing the fa u lty  line. T his 
m eans that a fa u lty  circuit m ay s till  be u sefu l.
O f course, more tests w ill  be needed in order to locate the fa u lts  compared  
w ith  m erely detection o f the fau lts .
It is not practical to use th is m ethod for a large circuit, since m any more 
additional tests are required, but it is u sefu l in a sm all circuit w hen the location  
o f  the fa u lts  is advantageous or necessary.
- 6 .  15 -
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Dem onstration o f Fault Location ( refer to  Fig.6.8)
A lgorithm  I
Step 1 II HI Fault Diagnosis
( 1) list all input (2) is ( 3 )  i s Is the K -l
com binations w ith any error any error outpu t is the
erro r ou tp u t in output ou tpu t 1 ? ou tpu t M odule/ F au lt
Aw p form , if none. 0 ? 1 ? 1 ?
halt.
X jX 2.X j  -  110 2nd / / 0 on
A -  0, w  -  I Yes No 1st AND
0 - 1 0 gale s-a-0
X 1X3X3 -  001,101 6t h / /  « on
A -  {0.1). w -  0 Yes No
0th  AND
gate
3 -  1 s-a-0
X iX jX  J -  011.111 6 t h / 1st
A -  {0.1}. w -  1 No Yes Yes control
3 -  I lead s-a- 1




w -  1. p=y
No Yes No Yes
and 0 th  AND
(y: n u ll s tring ) gate
x 1X3X3 -  000.001
010 .011. 100.101 s-a-1 on
110.111
A -{000.001.010 No Yes
the o u tp u t
011.100.101
110.1 1 1 }
Z or its s-a-1
w  «/3 - v equivalent
( y  : n u l l  s t r i n g )
Table 6.4
Demonstration of Fault location Algorithm II (Refer to Fig.6.8)
Sl»f> I I I t i l l M i ' l l )
V l r * /
f a u l t
I n p u t *
w h ic h
p rO -
d o C *
•  r e a r  




( o r a
A w «l
( J )
A ra  
a l l  
a r r o r  
O u t­
p u t *  
a c o o ­




a r r o r
o u t ­





a r r o r
o u t ­
p u t *
I t
I n p u t •  
w h ic h  
p r o -  
d u e *  
a r r o r  
o u t ­




















o u t ­
p u t
IT
2 0  a - a - 1  





14 a - a - 0  
1 }  s - a - 0  
( t t u l v a -  
la n c  CO 
22  a - a - 0
0 0 1
101




T aa T a a
2 0  a - a - 1
0 0 0
10 0








2 0 ' a - a - 0
11 0
0 1 0




T a a Ho T a a Kona T« «
J l ' a - a - l  
2 1 ' s - a - 1  





A - ( 0 0 .  






J l ' a - a - l  
2 1 ' a - a - 1  


















u ' - 0  




s - a - 1
1 0 0 Ho
A " * *  
w“ - l  
•  "-0C
T a a
2 1 '  la  
a - a - l
Ho Taa
(a) modular tree structure
(b) Detail of module used in (a) 
Fig.6.1 The ULG functional-complete structure (repeated)
w
w
V V  4
vv
Fig.6.2 Detail of a module
X  ->
Fig.6.3 A 2-level module tree structure
c»
I
f~ig.6.4 A general single module for the modular tree structure






Fig.6.5 Detail of a module with tw o input variables
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End K = K +
End
End
A ny error ?
The ou tp u t is 1 ?
T he o u tp u t is 1 ?
A ll error o u tp u ts  are 0  /
A pply all prim ary input com binations to the  
tree for each o f th e tw o  ( i , l  )'-control patterns
th e control leads o f the tree 
and orw p { a e A )
to  the prim ary inp u ts
A p p ly  the a ll O -patterns to
to  th e fa u lty  m od u le that w ill  
propagate 0  to th e jth control lead; 
the m od u le  input sh ou ld  be [w ]2.
-pattern
Let K - l .  A p p ly  the (A/, -k ,k )
Fig.6.7 A flow diagram of the fault location in combinational tree.
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o f  o r d e r  o f  d e f in i te n e s s  ( d e p t h )  u ( b )  D e t a i l s  o f  each  m o d u le  u se d  in  ( a )
CHAPTER 7
FAULT DETECTION IN THE PROPOSED ULG GATE ARRAY
7.1 Introduction
W ith the im provem ent o f integrated circuit fabrication technology, 
m onolith ic circuits continue to increase in size and com p lexity . This accentuates 
the problem o f the testing o f such large system s. The testing o f ICs is now  
becoming very  im portant, especially  in the LSI and VLSI area. The gate array, as 
a m ethod for design o f  LSI and VLSI sy stem s, not o n ly  gives a good opportunity  
for fast turnaround tim e, and low  developm ent cost, but also gives a good 
opportunity  for a testable design. A lm ost every  gate array now  needs a 
consideration o f testab ility .
In the previous Chapter 3, it has been show n how  to carry out logic design 
using the ULG gate array. The realised circuits can be divided  into tw o  
categories: one is called  a general circuit, the other is the circuit w ith  a m odule  
tree structure.
M any papers have been published dealing w ith  the fa u lt  detection of these 
tw o  kinds o f circuits [l][2][3][4]. In th is chapter, a sim ple m ethod for fau lt  
detection in the ULG gate array w ill be presented. W ith  th is m ethod, the tim e 
for detection can be reduced, and it is su itab le for both single stu ck -at fau lts  
and m ultip le  stu ck -at fau lts .
CMOS technology presents som e unique problem s due to the non stuck-at 
fau lt behaviour o f certain defects, such as stuck-open fa u lts . Since CMOS has
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been chosen as the technology for the ULG gate array during th is research, its  
stu ck -open  fa u lt  has to  be considered. A num ber o f people have recently  studied  
the problem  o f fa u lt  diagnosis in general CMOS logic circuits, but because o f the  
realisation o f the ULG gate array, testing o f  the stuck-open fa u lt  could  be 
sim plified .
Ideally , W hen a CMOS integrated circuit is not sw itch ing, it shou ld  draw  
no su p p ly  current. In practice a very  sm all current o f the order o f a few  
nanoam peres, ca lled  the leakage current, flow s through the circuit. This current 
is very  susceptable to  som e physica l fa ilures. Short circuits (bridging fa u lts )  
across transistors can cause excessive current flow . Excessive current indicates  
either an already ex isting  logical fa u lt  or a m arginally  fuction ing device w hich  
is lik e ly  to fa il. A lthough  som e bridging fa u lts  can be equ iva len t to  a stu ck -a t  
fa u lt , which can be detected  during testing for  stu ck -a t fa u lts , generally  they  
w ill  be more easily  tested  by m easuring the leakage current [5].
7.2 Some Methods For Stuck-at Faults
Before w e start to  d iscuss the m ethod for stu ck -a t fa u lts  in the ULG gate 
array, som e know n m ethods for  th is  typ e  o f fa u lt  w il l  be first introduced. A ll 
o f them  have show n success in the detection o f  stu ck -a t fa u lts , and have been 
used in certain applications. These includ e (a ) syndrom e testing, (b )  testing by 
v er ify in g  W alsh  coefficients, and (c )  arithm etic spectrum  testing. Since they  are 
general techniques, th ey  also can be used  for the ULG gate array if  desired.
7.2.1 Syndrome Testing [6][7]
Syndrom e testing is a technique to  m odify  a given realisation by inserting  
one or more extra inputs so th a t the final circuit becomes "syndrom e testable".
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The syndrom e o f a Boolean function is defined as S = — , w here K is the
2n
num ber o f m interm s realised by the function  and n is the num ber o f input lines. 
For exam ple, the syndrom e of a three input A N D  gate is 1 /8  and that o f a tw o  
input OR gate is 3 /4 . Since the syndrom e is a functional property, various 
realisations o f the sam e function  have the sam e syndrom e. The technique  
requires that a ll 2 " patterns be applied to the input o f the netw ork and that the  
num ber o f l ’s on the output be counted.
Testing is done by comparing the num ber o f l ’s  for the good m achine to the  
num ber o f l ’s for  the fa u lty  machine. If there is a difference, the fa u lts  in the  
fa u lty  m achine are detected.
Not all Boolean functions are to ta lly  syndrom e testable for a ll the single  
stu ck -a t fau lts . But the function  m ay be m ade syndrom e-testab le  by adding a 
m inim al num ber o f control inputs. For exam ple,
F — X \X2+X 3*2
The fa u lt-free  syndrom e o f the function  is 1 /2 . The fa u lty  syndrom e due  
to  the input variable * 2 being stu ck -a t 0  is a lso  1 /2 . Hence F is not syndrom e  
testable. The fu n ction  m ay be made syndrom e testab le by inserting a control 
input C to realise the new  function .
F —Cx iX2+* 3 * 2
The input C is set to 1 during norm al operation, w h ile  for  testing purposes 
it is used as a fu rth er  input, taking the va lu e 0  and 1. The test procedure o f the  
syndrom e-testab le  circuits is show n in Fig. 7.1. Each possible input com bination  
is applied to the circuit under test and the num ber o f  l ’s  appearing on the circuit 
output are counted by the syndrom e register w h ich  acts as a counter. The
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q u a lity  checker checks the register’s contents w ith  the expected syndrom e. The 
circuit is fa u lty  if  the syndrom es are unequal.
The problem w ith  th is test procedure is that a ll posible input com binations  
have to  be applied. H ow ever, th is problem can be overcom e by d iv id ing  a circuit 
w ith  a large num ber o f inputs into several subcircuits, such  that each subcircuit 
is syndrom e-testab le  and has a reasonably sm all num ber o f inputs.
7.2.2 Testing by verify ing Walsh coefficients
A technique w hich is sim ilar to Syndrom e Testing is testing by verify in g  
W alsh  coefficients [8 ]. It a lso requires a ll possible input patterns to be applied to  
the com binational netw ork . This technique o n ly  checks tw o  o f the W alsh  
coefficients and then m akes conclusions about the netw ork  w ith  respect to  
stu ck -a t fau lts .
In order to calcu late the W alsh coefficients the logical va lu e o f  0  (1 )  is 
associated w ith  the arithm etic value -1 (+ 1 ). There are 2 " W alsh functions. w 0 
is defined to be 1 ; w , , i -  1, 2 ,..., n, 1 2 , 13,..., 1 2 ...n , is derived  from  a ll possible  
(arith m etic) products o f the independent input variables selected  for that W alsh  
fu n ction . Table 7.1 sh ow s the W alsh function  for w 2, w 13, then w 2F , w 13F ,  
fin a lly  wall and wallF . These va lu es are calculated for the netw ork  in Fig. 7.2.
If the va lues are sum m ed for yvaltF , the W alsh coefficient Cal, is calculated . 
The W alsh  coefficient C 0 is just w 0F  sum m ed. T h is is equ ivalent to the 
syndrom e in m agnitude tim es 2 ". If Cali 5 * 0  then a ll s tu ck -a t fa u lts  on primary 
inputs w ill  be detected by m easuring CM . If the fa u lt  is present, Ca!l =  0. If the  
netw ork  has Call = 0, it can be easily  m odified such that Cail ;*0. If the netw ork  
has recovergent fan -ou t, then further checks need to  be m ade (th e  num ber o f  
inverters in each path has a certain property), see [8 ]. If these are su ccessfu l,
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then by checking Call and C 0. a ll s in g le  s tu ck -a t fa u lts  can be detected. Some 
design constraints m ay be needed to m ake sure that the netw ork  is testable by 
m easuring Ca[l and C 0. Fig. 7.3 sh ow s tihe netw ork  needed to determ ine Call and  
C 0. The value p is the parity o f  the d r iv in g  counter and the response counter is 
an u p /d ow n  counter. Note, tw o  passes m u st be m ade o f the driv ing  counter, one  
for Can and one for C 0. x
Other m ethods are sim ilar to th is one, such  as spectral fa u lt  signature, [9] 
and arithm etic spectrum  m ethods. Both are for  the derivation o f  a fa u lt  
signature for the detection o f s tu ck -a t fa u lts  in sin g le-ou tp u t com binational 
netw orks. These signatures consist o f a s e t  o f v a lu es  derived from  the netw ork. 
A n y single stu ck -at fa u lt  causes at least one v a lu e  to  change. The techniques are 
developed in the R adem acher-W alsh spectral dom ain or in the dom ain o f  
arithm etic spectra. It is easily  im plem ented  using counters and basic gates. M ore 
d eta ils  can be found in [9][10].
7-3 Fault Detection In The ULG Gate Array
N ow  it w ill  be found  that the ULG gate array, in w h ich  the m ultip lexer  
has been used as the basic cell, not on ly  gives an opportunity  for LSI and VLSI 
design, but also provides a good chance fo r  fa u lt  detection . A sim ple m ethod for  
stu ck -a t fau lt detection in th is array w il l  be presented.
A s the feature size in VLSI technology decreases and device densities  
increase, CMOS is emerging as the dom inant technology for VLSI d igital circuits. 
It has been m entioned that the ULG gate array uses CMOS technology. CMOS 
presents som e unique testing problem s for  w h ich  the s tu ck -a t fa u lt  m odel is not 
adequate, such as stuck-open fa u lts . T he stu ck -open  fa u lts  in com binational 
CMOS circuits, w hich are caused by perm an en tly  nonconducting transistors,
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force the circu it to exhibit a sequential behaviour. A  num ber o f people have  
recently stu d ied  the problem of fa u lt diagnosis in CMOS logic circuits [ l l ]  
[12][13], but because o f the structure o f  the ULG gate array, th is testing  
problem  can be sim plified.
7.3.1 A nalysis of stuck-at faults in the ULG gate array
It has been show n th at the ULG gate array consists o f a m atrix o f m any  
identical fu n ction a l basic ce lls . For the purpose o f  the d iscussion , the basic cell is 
show n again in Fig. 7.4. W hen using such basic ce lls  to  realise a com binational 
logic fu n ction , the w h ole  structure looks like a tree, called  a m odular tree  
structure, see Fig. 7.5.
In th is  m odular tree structure, the ou tp u t o f  a previous stage is a control 
lead o f the next stage. Each control lead in the first stage can produce a 
propagation path tow ards the final ou tput, and each com bination o f prim ary  
inputs can sensitise  one particular path o n ly  through the array. A n y stu ck -a t  
fa u lt  in a prim ary input w ill  change the sensitised  path, resu lting in a different 
ou tp u t if  a d ifferent input is present in the different control leads. A n y  stu ck -a t  
fa u lt  in control leads and internal nodes w ill  pass through the sensitised  path to 
the ou tp u t. Internal fa u lts  are equ ivalent to  som e fa u lts  at the control leads or 
prim ary inputs, so  it is not necessary to consider them  separately. During the  
detection o f the control leads and the prim ary input, these internal nodes w ill  
be tested as w e ll.
7.3.2 Detection of stuck-at faults in the module
A s sh ow n  in Fig. 7.4, the basic cell is a single m ultip lexer, w ith  tw o  control 
leads and one prim ary input. One m ethod to  test w h eth er  the m odule operates 
correctly is by applying a ll possible input com binations, and com paring the
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resu ltant output w ith  the correct one. If a ll the resu lts are valid , the m odule is 
w orking correctly, otherw ise there are som e fa u lts  in the m odule. H owever, it is 
not necessary to test a m odule for a ll possible fa u lts  on a ll nodes in this 
exh au stive  w a y . The m inim al com plete set o f tests  can be easily  determ ined, as 
sh ow n  in Table 7.2. A ll the fa u lts  in the m odule, not on ly  single stu ck -at fau lts  
but also  any m ultip le  stu ck -at fa u lts , can be detected by th is set. T his set 
consists o f  on ly  four fau lt-d etection  tests.
A fter  these four sets have been applied and no fa u lt  detected, it means that 
no stu ck -a t fa u lt  is present in the m odule.
7 .3 .3  D etec tio n  o f  s tu ck -a t  fa u lt s  a t p r im a r y  in p u ts
For a binary string o f length 2 " (n is a positive integer) consisting o f n l ’s  
and 2n -  n 0 ’s, 2 ” different un it vectors Cl, 0 , ..., 0 ), ( 0 , 1 , .... 0 ), unit vectors  
m ay be considered as an 2 " x 2 " m atrix [A].
1 0 0 
0 1 0
0 0 0 . 1
O bviou sly , M atrix [A] is an u n it m atrix.
Definition
1. Vector X] is an opposite o f vector Y] i f  every  elem ent in 
vector X] is the opposite o f the response elem ent in vector Y] 
in logic value, that is 0  to  1, or 1 to 0. T hus vector 1 , 1 , 1 ,  
0 ] is the opposite vector to 0 , 0 , . . . ,  0 , 1 ].
2. M atrix [B] is an opposite m atrix o f m atrix [A] if  every  
vector in m atrix [B] is the opposite vector o f response vector
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1 1 . . .  1 1
3. T w o vectors are com plem entary if  the com bination o f  
e lem en ts in these tw o  vectors is sym m etrica l about the  
centre line. For exam ple, (0 , 1, 1) is com plem entary to (1 ,
1 , . . . ,  0 ) and ( 1 , 0 , 1 ,..., 1 ) to ( 1 , 1 , . . . ,  0 , 1 ).
T h us in m atrix [A] and m atrix [B], each has 2 " / 2  com plem entary vectors 
resp ective ly .
For an n -le v e l m odule tree structure, there are n prim ary inputs. The total 
com binations o f  the input signals are 2 ". Each com bination can be considered as 
a vector. Let these 2 " vectors form  an n x 2 " m atrix [Z], w here
Z \  =
0  0  
0  0
1 1 . . .  1
A ccording to  definition 1, there are 2 " 12 opposite vectors to each other in 
m atrix  [Z], such as 0, 0 ...... 0] to  1, 1, ..., l] , and 0, 0, ...,0,1 ] to  1, 1.......... 1, 0] etc..
Lem m a 1 :
For an n - le v e l m odule tree structure, any stu ck -a t fa u lt , single and 
m u ltip le , at prim ary inputs can be detected by tw o  com plem entary vectors in 
m atrix [A] or m atrix [B] and tw o  response opposite vectors in m atrix [Z]. Here, 
the w ord  "response" m eans th at these tw o  opposite vectors in m atrix [Z] occupy
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the sam e row s as those tw o  com plem entary vectors do in M atrix [A] or [B]
Proof:
T w o com plem entary vectors in m atrix [A] or [B] represent tw o  
com binations o f the control leads, and tw o  opposite vectors in m atrix [Z] 
represent tw o  com binations o f prim ary inputs, respectively .
In the case o f m atrix [A], for any vector applied to  the control leads from  
m atrix [A], the com bination o f prim ary inputs in m atrix [Z] w hich occupy the  
sam e row  in m atrix [Z] as the vector does in m atrix [A] w ill  resu lts in a logic 1 
output i f  the netw ork operates correctly . A n y stu ck -a t fa u lt  at the prim ary  
inputs w ill  produce a different com bination o f prim ary inputs, and change the 
output from  logic 1 to logic 0. The logic va lu e o f a ll elem ents w ill be changed 
once and on ly  once, from  logic 1 to logic 0  or 0  to 1 , for tw o  opposite vectors o f  
m atrix [Z]. Thus, the stu ck -a t 0 and 1 fa u lts  at prim ary inputs can be detected  
by those tw o  com plem entary vectors in m atrix [A] and tw o  opposite vectors in 
m atrix [Z]. The sam e resu lt can be obtained in the case o f  m atrix [B]._The on ly  
difference is w hen  applying m atrix [B] to  the control leads the output w ill  be 
logic 0  rather than logic 1 if  the circuit w ork s correctly.
This can be explained by the fo llow in g  exam ple, show n in Fig. 7.6 w hich is 
a 2 - le v e l m odule tree structure circuit.
For th is circuit, the m atrix [A] and [Z] w ill be
According to lem m a 1, o n ly  tw o  detection  sets are needed for testing the  
tw o  prim ary inputs x Y and x 2.
For testin g , tw o  such com plem entary vectors 0, 1 ,0 ,  0] and 0, 0 , 1, 0] w ill  
be chosen from  m atrix [A]. (In fact, the choice m ay be any pair w ith  no 
restriction ). The response to these tw o  vectors, nam ely tw o  opposite vectors  
from  m atrix [Z], shou ld  be 0, l ]  and 1 , 0]. F irstly , applying 0, 1 ,0 ,  0] to the  
control leads and 0, l]  to the prim ary inputs, the correct ou tp u t w il l  be 1. This 
m eans that there is n o x j  stu ck -a t 0 o r x 2 s tu ck -a t 1 fa u lt . If x x is s -a -0  or x 2 is 
s -a -1 , or both, then the ou tp u t w ill be changed to  logic 0, T hus th is test set 
d etects  x lt s-a -0 ; x 2, s-a-1 or both. N ow  applying vector 0, 0 , 1, 0] to  the control 
leads and 1, 0] to  the prim ary input, the correct output s t il l  is logic 1. If x j  
stu ck -a t 1 or x 2 stu ck  at 0  or both occur, the ou tp u t w ill  be logic 0. Hence th is  
test set detects x x s -a - 1 , x 2 s -a -0  or both. These tw o  sets  a lso  test the output  
stu ck  at 0. T herefore, if  no fa u lt  appears a fter  application o f  tw o  test sets to the  
circu it under test, th is m eans no stu ck -a t fa u lt  at prim ary inputs x  2 and x 2 is 
present.
It is ob v iou s th at th is m ethod w ill  save m ore tim e than norm al exhaustive  
testing. If th is  is used, it is not necessary to  use a ll o f  the com binations o f inputs  
to  test  stu ck -a t fau lts; on ly  tw o  are needed. N ot o n ly  single stu ck - a t fa u lts  but 
also  m u ltip le  stu ck -a t fa u lts  can be tested  w ith  no extra test sets being needed.
7.3.4 Simultaneous detection of stuck-at faults on control leads, primary 
inputs and internal nodes
The detection  o f stu ck -a t fa u lts  at prim ary inputs has been d iscussed  in the  
previous section . Here stu ck -a t fa u lts  on control leads, prim ary inputs, and  
internal nodes w ill  be analysed , since any  fa u lt  at these nodes can resu lt in a 
logic fa u lt  in th e  ou tput. A sim ple m ethod for  detection o f  a ll fa u lts  w ill  be
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presented.
In an n -lev e l m odule tree structure, the 2n control leads produce 2 " 
different paths to the ou tput. W hen a certain com bination o f primary inputs  
sen sitises a particular path, the input signal on a control lead w ill  be passed 
through th is  path to  the output. A ny fa u lt  in th is path can change the logic 
v a lu e  o f  the o u tp u t if  the fa u lt  logic va lu e  is different from  the input one. A lso  
i f  there is a fa u lt  at the prim ary inputs, a different path w il l  be sensitised, and 
the logic v a lu e  on another control lead w ill  be passed to  the output. Hence w e  
m ay sta te  lem m a 2 .
Lem m a 2:
For an n -le v e l tree structure, any stu ck -a t fa u lt  on control leads, prim ary  
inputs, in ternal nodes and ou tp u t can be detected by 2x 2" test sets.
Proof:
In the m odule tree structure, each control lead can o n ly  lead one particular  
path to  the ou tp u t. A n n -le v e l tree structure has 2 " control leads, and has 2n 
paths to  the ou tp u t. Each path has its  ow n  sensitised  set, 2 " paths, therefore, 
need 2 ” sensitised  sets. In order to test w h ether s tu ck -a t 0  or stu ck -a t 1 exists, 
it is necessary to  change each input va lu e  from  logic 0  to logic 1 , or 1 to 0  during  
testin g  as th e  path from  th is  input to the ou tp u t is sensitised . This therefore  
m eans 2x 2n test se ts  are needed. Because any stu ck -a t fa u lt  at a primary input 
can resu lt in sen sitisin g  a different path through the structure, the logic value in 
a different control lead w ill  be passed to  the ou tp u t, and an internal node fa u lt  
can be m ade eq u iva len t to input fa u lts  on control leads. Hence during testing o f  
stu ck -a t fa u lts  on control leads, fa u lts  on prim ary inputs and internal nodes are 
tested  as w e ll. Therefore, 2 x 2 n test sets  are sufficient for  fu l l  fa u lt  detection in 
the n -le v e l m odule tree structure.
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From lem m a 2, it seem s the num ber o f test sets is large, but since there are 
2 " control leads and n primary inputs in an n -level tree structure, this is still  
less than the 2 (2n +"} input com binations o f all possible input vectors.
It w as m entioned before that the control leads can be connected to input 
variables. In th is case the num ber of test sets w ill be decreased greatly compared 
w ith  a traditional exhaustive w ay . Further, for certain circuits, the control 
leads have the fixed logic values 0  or 1 , and in this case the num ber o f test sets  
needed w ill further be reduced, since if a control lead input is 0 , the stuck-at 0  
fau lt in th is control lead does not change the logic va lu e  at output. Hence it is 
not necessary to test s -a -0  on such control leads. S im ilarly  for control lead 
inputs set to the fixed logic 1 .
During detection, the choice o f the com binations o f  the control leads can 
m ake testing easy or difficult. The sim plest w ay  is to  use m atrix [A] and [B], 
because w hen matrix [A] is used, the correct output w ill  a lw a y s  be logic 1; w hen  
m atrix [B] is used, the correct output w ill a lw a y s  be logic 0 . A n y  fa u lt  in the  
structure w ill change the output. The 2 x 2 " com binations o f  2 " control leads 
from  m atrix [A] and m atrix [B] w ill test all stu ck -a t fa u lts  in the circuit, and  
testing is sim ple. W hen testing is started a counter m ay be used at the output, if 
now  m atrix [A] is first used, the final test va lue in the counter w ill be T  after  
application o f the first test vectors. If the value is less than 2 " , th is means there 
are som e fau lts . W hen m atrix [B] is used, the value in the counter should  
remain at zero. If the va lu e  is more than 0, there are som e fa u lts  in the circuit. 
During testing, matrix [Z], the com binations o f the prim ary inputs, has to be 
used tw ice, once for m atrix [A], and once for m atrix [B].
The structure o f the testing circuit is show n in Fig. 7.7. Comparing w ith  
the other m ethods [9][10], it is not necessary to  generate the R adem acher-W alsh
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functions and calcu late spectral coefficients or calcu late the alternative  
coefficients o f the arithm etic spectrum . T hus the testing is sim ple and more 
direct than these a lternative m eans o f test for th is particular circuit structure.
The fo llo w in g  is the sam e exam ple show n in Fig. 7.6. Table 7.3 show s the  
analysis o f testing such a circuit.
These eight test sets can detect the stu ck -a t fa u lts  at a, b, c, d, e, f , x lt x 2, 
and Z. For the first four sets the correct num ber in an ou tp u t counter is 4 and  
for the second fou r  sets it w ill be zero. If the num ber in the counter is d issim ilar  
it indicates fa u lt (s )  are present.
7.3.5 Fault detection of the sequential machines realised by the ULG gate 
array
Fig. 7.8 sh ow s a un iversal tree structure for realisation o f  a definite  
m achine [14].
For the fa u lt  detection o f the m odule, it has been sh ow n  th at four test sets  
are necessary and sufficient. Because every  sin g le-ou tp u t m achine can be realised  
by a netw ork o f copies o f th is m odule [15], w e  sh a ll on ly  be concerned w ith  th is  
type o f m odular netw ork.
N ow  consider the m achine M x and its  corresponding m odular netw ork  
realisation M x' sh ow n  in Fig. 7 .9 (a) and (b ), respectively . N ote that M i  does not 
contain any feedback loops. A lso  note th at the logical va lu es o f the a and b 
inputs to m odule 1 and m odule 2  are fixed by external constraints during the  
entire operation o f  the netw ork.
A ssum e that for testing purposes the o n ly  accessible term inals are the  
extrem inal input x and the extrem inal ou tp u t Z. It is obvious that som e lines in
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the netw ork  cannot be tested for som e fau lts. For exam ple, line a ,  cannot be 
tested  for a s-a -0  fau lt. But the occurence o f th is fau lt does not cause incorrect 
operation o f the netw ork since the value of line a , is supposed to be a lw ays 0 .
In order to test a s-a-1 fau lt on a , ,  it is necessary to apply the input 
sequence (0 0 ). This ensures that the gates w ill a llo w  the propagation of the 
signal from  a , to the netw ork output, regardless o f the initial state o f the 
n etw ork , and that on ly  th is signal w ill reach the netw ork output. If a ! is s-a-1 , 
then ( 0 0 ) w ill  a llow  a = 1 to be propagated to the input instead o f a = 0 , causing 
an erroneous output. C learly , in addition to detecting a s-a-1 fau lt on a, ,  this  
test set a lso  detects s-a-1 fa u lts  on /  ,./* ,.y , . /  3.h3. and Z, because they are all in 
th e  sen sitisin g  path P x. To detect s -a -0  fa u lts  on b\ .g\ .h  j.y x.f  3./*3, and Z it is 
necessary to apply the test set ( 1 0 ) w hich w ill sensitise the path 
(^i-g i -h i-yi- f  3 -hs-Z ) />2* T hus the tw o  sets are necessary and sufficient to detect 
a ll the fa u lts  which are needed to be tested, on the logically  constant paths P t 
and P 2.
Regardless o f w hatever m ultip le  fa u lts  m ay occur in the netw ork, there is 
o n ly  one path from every  log ica lly  constant input to the output. If after  
ap p ly in g  the test set ( 0 0 ) and ( 1 0 ) the correct signals arc propagated, then every  
line a long the paths P , and P 2 m ust be free from  s-a  fau lts  because any fau lt 
w o u ld  prevent at least one o f the correct signals from  reaching Z. If erroneous 
sign a ls  are propagated, then either there is a fa u lt  along the path or there is a 
fa u lt  on th e  sensitising w ays o f these parts. S im ilarly , the test sets (0 1 )  and 
( 1 1 ) are necessary and sufficient to detect the fa u lts  w hich are needed to be 
tested  on the paths P 3( a 2.f  2Ji2.y2,g3.h3.Z )  and P 4(b2.g2A 2.y2.g3Ji3.Z).  
T herefore, these four test sets (0 0 ), (1 0 ), (0 1 )  and ( 1 1 ) are not o n ly  necessary, 
but a lso  sufficient to detect any m ultip le  fa u lts  in the entire netw ork M
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Fig. 7.9 is 2-defin ite m achine. The general structure is as show n in Fig. 7.8 
in w h ich  if  Z X- Z  . . .  , ) for t >  k, it w ill be called a k-definite
m achine. It can be realised as a m odular netw ork w ith ou t feedback loops.
Let us consider another definite m achine M 2, show n  in Fig. 7 .10(a). Its 
corresponding definite netw ork M 2' show n in Fig. 7 .10 (b ). Note that M 2 
contains internal fan -ou ts that reconverge. Since M 2 is 3-defin ite, its output is a 
com binational function  o f the last 3 va lues o f the input. For th is netw ork, the  
test sets  w il l  be (0 0 1 ), (1 0 1 ), (0 0 ), (1 0 ), and (1 1 )  It should  be noted the test set 
for a particular logical constant path is unique.
Theorem  1:
N o test sets  can sensitise sim u ltan eou sly  tw o  different logical-constant 
paths in a sin g le-ou tp u t m odular netw ork.
Proof:
A n y tw o  different paths m ust even tu a lly  pass through a comm on m odule  
before reaching the netw ork output. One o f the paths m ust enter this m odule  
through the a input and the other through the b input. C onsequently, th is  
m odule w ill  a llo w  the propagation o f a signal through one path and w ill  block 
the other.
T his theorem  im plies that in the case o f reconvergent internal fan -ou t  
paths, as in netw ork  M 2\  the test set w ill  not a llo w  an interfering signal to  
enter the path during the course o f the test via another path. Therefore, w e do  
not have to w orry about fan -ou t paths in a definite netw ork.
Som e netw orks w ith  reconvergent internal fan -ou t paths do not require the  
application o f a ll their test sets  in order to test them . For exam ple, the netw ork  
A /3' sh ow n  in Fig. 7.11 contains eight test sets. H ow ever, to  detect any m ultip le
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fa u lt  in it, the application of the test sets (0 0 1 ), ( 0 1 0 ), ( 1 0 1 ) and ( 1 1 0 ) is 
sufficient.
A fin ite-m em ory [16] netw ork can be realised as a netw ork w ith  feedback  
loops [17]. O bviou sly  a definite m achine is a lso  a finite-m em ory m achine, but the 
converse is not true. Hence, w e on ly  consider non-defin ite finite-m em ory  
m achines. These m achines cannot be realised as a netw ork w ith o u t feedback  
loops. One exam ple is show n in Fig. 7.12.
In order to detect any m ultip le  fa u lt  in a non-definite finite-m em ory  
n etw ork , w e  m ight convert it to  a definite netw ork by cutting a ll feedback  
loops, so th at it  can be tested  as a definite netw ork.
For realising any sequential m achine, a universal tree structure is show n in 
Fig. 7 .13. T he m odule sh ow n  in th is netw ork  is different from  that w hich is 
used  in the ULG gate array, but it can be easily  realised by the ULG basic cells  
as sh ow n  in Fig. 7.14.
In th is  case, the fa u lt  detection can be carried out by cu tting  the feed-back  
loop (o n ly  one), and then using test sets to  sensitise different propagation paths.
7.4 Consideration Of CMOS Stuck-open Faults In The ULG Gate Array
The physica l fa ilures in CMOS technology require an extension to the 
classical s tu ck -a t fa u lt  m odels. These extensions include FET stuck-open, opens 
and shorts. The ease o f detecting these fa u lts  can be d irectly  affected by the 
circuit design and layout.
In CMOS circuits, a stu ck  fa u lt  occurs w hen the input or ou tp u t o f a circuit 
is shorted  to  Vdd or V „( stu ck -a t 1 or 0 ). Shorted device fa u lts  or bridging
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fa u lt s  are short-circu it across devices. CMOS open fa u lts  are w here the circuit 
has an open w ire connection, or an open between the source and drain o f a 
d evice. The classical s tu ck -a t fa u lt  is detected using conventional means of 
s tu c k -a t  test  generation, w hereas the shorted device fa u lt  and open fa u lt  require 
n ew  m ethods o f detection .
Shorted circuit fa u lts  can be detected by m easuring the stead y-sta te  power  
su p p ly  current because the CMOS circuit has a very  sm all leakage current and a 
sh ort circuit can cause a significant increase in the am ount o f th is leakage 
curren t. The paper presented by Y K M alaiya and S Y H Su has given a testing  
techn ique for short-circu its, called  "leakage testing". For more details, see [5].
7.4.1 The detection of CMOS stuck-open faults in general CMOS circuits
In com plex CMOS gates, an open fau lt occurs w hen  the nMOS (pM OS) 
n etw o rk  o f  the gate fa ils  to conduct w hen the pMOS (nM O S) netw ork  is not 
conductin g . T his causes a high impedance sta te  at the ou tp u t node, and the  
p rev iou s logic v a lu e  is retained at th is  node due to  the circuit capacitances. This 
m eans th at a stu ck -open  fa u lt  can convert a circuit from  a single com binational 
circu it, w h ere th e  ou tp u t is d ictated a lw ays by the input logic states, to a circuit 
w ith  a m em ory characteristic, w h ich  is an extrem e alteration o f  the device  
operation. T his arises because the ou tp u t node can be effectively  floating in the  
presence o f  a stu ck -open  transistor, and therefore is not charged or discharged 
correctly . Instead, it  retains its  previous logic va lu e  by charge storage on the 
o u tp u t capacitance, th u s leading to  m em ory behaviour. T his is show n in Fig. 
7.15 .
W hen AB = 11, Z = 0, a fter AB changes to 00 , the ou tp u t Z shou ld  change 
to  1 i f  the circuit operates correctly . But since there is an open fa u lt  at node a, 
no conducting  path to  Vdd is present to  charge the ou tp u t node capacitance C.
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Hence Z m aintains a logic 0 state. O bviously  w hen AB = 01 then these states clo 
not effect the correct logic operation, as show n in Table 7.4. Thus open fau lts  in 
CMOS circuit are difficult to detect.
The CMOS open fa u lt requires a sequence o f tw o  consecutive patterns, a set 
up pattern fo llo w ed  by a test pattern, to guarantee a test. A single pattern that 
estab lish es a path through the open fau lt to make a connection between the 
ou tp u t and V dd  or V „  (w ith  any parallel paths closed) w ill leave the output 
node floating, connected to neither V dd  nor V i S . The purpose o f the set up pattern  
is to precharge or discharge the output o f the circuit. The second pattern, or test 
pattern, then a ttem p ts to sw itch  the output through the device being tested; if 
the fa u lt  ex ists, the test pattern w ill be unable to sw itch  the value o f the 
ou tp u t. Fig. 7.16 sh ow s an exam ple o f a 3-input NA NI) w ith  an open fau lt just 
below  p-device 3. The set up pattern first discharges the output. Then the test 
pattern attem pts to  charge the output to V dd  through p-device 3, but the open 
fa u lt  causes the output to remain low . Thus, the open fa u lt  can be detected by 
observing the ou tp u t.
In general, to detect open fa u lts  in CMOS, special considerations m ust be 
given  to  the arrangem ent and the order o f the test patterns, since because the  
ou tp u t o f the previous pattern m ay be the sam e as the output o f the present 
pattern the effect o f  a fa u lt on the output m ay or may not be o b s e r v e d .  This is a 
form idable task.
W adsack [18] has proposed m odels for the stuck-open fa u lts  in CMOS 
circu its w hich require the introduction o f a latch at each gate output. Use o f  
these m odels increases the com plexity  o f test pattern generation so  as to make 
its  practicality  questionable. E xhaustive testing is not su itab le for stuck-open  
fa u lts . H ow ever, by using the C /D  technique to be described next, a CMOS
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circu it can be m odified so that it can be tested exh au stively  (or by any other 
technique w hich  relies on the circuit remaining com binational in the presence o f  
a fa u lt ) .
U sing th e  C /D  technique, additional test circuitry is placed on the CMOS 
chip to charge or discharge the stuck-open lines. Fig. 7.17 sh ow s a m odified NOR 
circu it. T w o  additional lines, test and C /D , are used to control the charging and  
discharging o f  gate 5, w h ile  testing for stuck-open fau lts . The technique consists  
o f  charging and discharging the ou tput line after the application o f each test 
pattern. If the ou tp u t line is not stuck-open, the output logic va lu e w ill return  
to  its  correct v a lu e  a fter  the charging or discharging is ceased. H ow ever, if  the 
lin e  is stu ck -op en , it w ill  remain charged or discharged after charging or 
discharging.
The C /D  testing m ethod can be u tilised  to detect the stuck-open fa u lts  on 
a ll th e  lines o f  a CMOS com binational cincuit. The block diagram o f a CMOS 
circu it w ith  its  C /D  testing circuitry is show n in Fig. 7.18. Again, a fter the  
application o f  each test pattern, C /D  and test lines are used to detect the stu ck -  
open fa u lt  lines.
T h is m ethod can be used in any CMOS com binational circuit, it a llo w s the  
use o f  any  su itab le  set o f test patterns regardless o f the order o f the pattern. In 
particular, by using the C /D  m ethod CMOS circuits can be exhaustively  tested. 
H ow ever, som e extra circuits are needed.
7.4.2 The detection of CMOS stuck-open faults in the ULG gate array
The ULG gate array consists o f m any basic ce lls , each ce ll is a single  
m u ltip lexer  realised by using a CMOS transm ission gate. CMOS open fa u lts  in 
transm ission  gates are different from  those in balanced CMOS com plex logic
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gates.
A transm ission gate, see Fig. 7.19, functions as a sw itch  w ith  a charge 
retention (m em ory) capability in its off state. Even though the transm ission  
gates are bidirectional devices, th ey  are u su a lly  em bedded between  
undirectional gates, and thus are used as undirectional elem ents w hose function  
can be represented by the tru th  table show n in show n in Fig. 7.19.
In a transm ission gate, the transistor short or open fa u lt  produces the sam e
effect as a clock input stu ck -a t 1 or stu ck -a t 0, resp ectively . Hence m odelling
fa u lts  on the transm ission gate input and output leads in sufficient. T hus the
stu ck -a t fa u lt  needed for the CMOS transm ission gate can cover a ll expected
fa u lts , including stuck-open fa u lts . Hence, it sim plifies the problem o f testing
*
fo r  stuck-open fa u lts  in such circuits.
In Fig. 7.20, a stuck-open at b acts just like x stu ck -a t 1 for a pMOS 
transm ission gate, and like x stu ck -a t 0  for  an nMOS transm ission gate. From  
th is  point o f  v iew , the CMOS transm ission gate array has a great advantage in 
the detection o f CMOS open fa u lts  over the conventional CMOS gate array, and  
because the w h o le  gate array consists o f  such transm ission gates the to ta l gate 
array testing considerations are sim plified. During the detection o f stu ck -a t  
fa u lts , m ost stuck-open  fa u lts  are also tested at th e  sam e tim e, o n ly  those  
occuring in the inverters o f transm ission gate cells  need to  be tested. By using  
C /D  technique, th is  can be detected exh au stively  w ith  stu ck -a t test sets.
7.5 Conclusion
For the com binational circuits w ith  a m odular tree structure, w h ich  m ay be 
realised by the ULG gate array, a sim ple and u sefu l m ethod for  stu ck -a t fa u lt
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detection  has been presented. W ith this m ethod, the testing becomes very  
sim p le . By using difTerenl test sets to sensitise the different propagation paths, 
not o n ly  single fau lts , but also m ultip le  fau lts  along any path can be tested at 
sam e tim e. This result can also be used for fau lt detection in any sequential 
circu it w hich is realised by the ULG gate array.
Because the gate array uses CMOS technology, short-circuit fau lts  and 
opcn-circu it fa u lts  in CMOS circuits have to be considered. The short-circuit 
fa u lt  can be tested by m easuring the leakage current o f a circuit, since the 
leakage current o f a healthy CMOS circuit is very low  and any short w ill 
increase th is leakage current sign ificantly . Due to the use o f CMOS transm ission  
gates in th is gate array, the open fa u lt  testing problem in CMOS circuits can be 
sim plified , since on ly  the open fa u lts  in the inverters need to be considered. The 
C /D  technique can be used to deal w ith  this problem .
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Table 7.1 Example of Walsh functions and Walsh spectral coefficients
* 1 x 2 * 3 w  2 w  13 F W 2 F W j j F K , , W a , l F
0 “0 1 u -i +  i 0 +1 T " 1 + 1
0 0 1 - 1 - 1 0 + 1 + 1 - 1 - 1
0 1 0 + 1 +  1 0 - 1 - 1 - 1 - 1
0 1 1 + 1 - 1 1 + 1 - 1 + 1 - 1
1 0 0 - 1 - 1 0 + 1 + 1 - 1 - 1
1 0 1 - 1 +  1 1 - 1 + 1 +  1 - 1
1 1 0 + 1 - 1 1 + 1 - 1 +  1 - 1
1 1 1 + 1 +  1 1 + 1 + 1 - 1 +  1
Table 7.2 Fault A nalysis  in the Module
A B X
1 ! 0
(a ) The com plete set o f tests for the m odule
j T est set (A , B, X ) Correct ou tput
_I
Fault output Fault condition
1
\--------------------------- 1
0  1 0 0 1
r ........... " —1
A ,X ,Z  s-a-1
1 0  0 1 0 A ,X ,Z  s-a -0
1 0  1 0 1 B,X,Z s-a-1
0  1 1 1 !i
j
0 B,X,Z s-a -0
(b )  Test A nalysis
Table 7.3 the analysis  of testing for the example show n in Fig.7.6.
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T able 7.4 The CMOS open fa u l t  behaviour in the circuit  
sh o w n  in Fig. 7.15.
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Fig.7.1 The test procedure
Fig.7.2 Function to be tested with Walsh coefficients
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(b) realisation of module in CMOS
Fig.7.4 The basic cell
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Fig.7.5 The module tree structure




























(b ) D etails o f  each m odule  used in (a )
Fig.7.8 Universal tree si rut lure for realising a dihnite machine
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I ig.7.d Machine considerations
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(b) detail of each module used in (a)
Fig.7.13 Universal tree structure for realising any sequential machine




Fig.7.15 2-input NOR w ith  output capacitance show n
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Fig.7.16 An open defect in a 3-input NAND circuit 







Fig.7.17 C/ D tester for CMOS NOR gate stuck-open faults
Fig.7.18 Organisation of C /D  tester circuitry for a CMOS combinational cicincuit.
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Fig.7.19 nMOS transmission gate
X
Fig.7.20 nMOS and pMOS transm ission gates
CHAPTER 8
STRUCTURAL DESIGN FOR TESTING IN THE ULG GATE ARRAY
8.1 Introduction
Recent advances in LSI/VLSI technology have led to packages o f incresing  
size and com p lexity . Besides the considerable problem o f testing the packages 
them selves, see Fig. 8 . 1 , the incorporation o f these into large designs has caused  
the cost o f test generation to grow  exponentia lly  [ l] . In m any cases the cost o f  
test generation and fau lt sim ulation , w hich is needed as a tool to determ ine how  
w ell the tests perform , has reached a practical lim it. One o f the approaches to  
so lv in g  the problem is to constrain the design in a w ay that m akes lest  
generation and diagnosis easier. T his is w id e ly  know n as "design for testability"  
[2][3].
Interest has been focused on the problem s o f  designing and im plem enting  
logic circuits that are easily  testable. An casily -testab le  netw ork is one having  
the fo llo w in g  properties [4][5]:
1 ). sm all test set
2 ). contains no logical redundancy
3). the test set can be derived w ith o u t a great deal o f extra  
w ork, either during the design phase or a fter  the netw ork  is 
defined
4 ). the structure o f  the test set is such that it is both easy to  
generate and to interpret the resu lts
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5). Faults are locatable to the design degree
6 ). the final gate-count should  not be excessively  high 
compared w ith  a "normal" im plem entation
7). the num ber o f additional primary control inputs and  
observable ou tp u ts used to enhance the testab ility  m ust be 
kept to a m inim um .
In general, the design for testab ility  techniques are d iv id ed  into tw o  
categories [6 ]. The first category is that o f the ad-hoc technique for so lv in g  the 
testing problem . These techniques so lve  a problem for a given design, and are 
not generally  applicable to a ll designs. This is contrasted w ith  the second  
calegory , that o f structural approaches. These techniques are generally  
applicable, and usu ally  in v o lv e  a set o f design rules by which designs arc
im plem ented . The objective o f th is  structured approach is to reduce the
sequential com plexity  o f a netw ork to add test generation and test verification
The essence o f sem icustom  design is that it provides the digital system
designer w ith  a fast, lo w -co st route to silicon. In the case o f  gate arrays, the
task s o f  placem ent and routing are facilitated  by the regular replication o f array  
ce lls  and routing channels. The typ e o f design u su a lly  im plem ented on a gate 
array has c lose ly  resem bled a printed circuit board design using standard  
integrated circuits. A t the sam e tim e, the gate array a llo w s lo w -v o lu m e  users 
access to VLSI technology. The structured  design d iscip lines can be u tilised . 
Since LSI and VLSI technology offer an abundance o f gates capable o f  high-speed  
operation, the use o f dedicated hardw are on-chip to facilita te  testing is an 
attractive proposition, especially  for lo w -v o lu m e application- specific circuits.
8.2 P a r t i t io n in g
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Because the task o f test pattern generation and fa u lt sim ulation is 
proportional to the num ber of logic gates to the third power, a significant 
am ount o f effort has been directed at approaches called  "Divide and Conquer". 
There are a num ber o f w a y s  in w hich the partitioning approach to design for  
testa b ility  can be im plem ented. The first is to m echanically partition by divid ing  
a netw ork  into tw o  halves. In essence, this w ou ld  reduce the test generation and 
fa u lt  sim ulation  tasks by 8  for tw o  boards. U n fortu n ately , having tw o  boards 
rather than one board can be a significant cost disavantage and partially  defeats  
the purpose o f integration.
A nother approach is to use jum per wires. These w ires w ou ld  go off the 
board and back on the board, so that the tester and the test generator can break 
an d /or  control and observe these nets d irectly . H ow ever, th is could  mean a 
significant num ber o f I/O  contacts at the board level.
The m ost usefu l w ay  is to separate m odules on a board by using extra  
m odules on the board. There are now  tw o  operating m odes, the testing mode and  
the norm al mode. W hen in normal m ode, the netw ork w orks as usual, but w hen  
in testing mode, the netw ork is d iv ided  into tw o  (or m ore) segm ents, w hich can 
be detected  separately. O f course, a num ber o f extra prim ary inputs and outputs  
and possib le extra m odules are needed.
8.2.1 Partitioning a network w ith  a modular tree structure
It has been show n that a m odular tree structure can realise any binary  
com binational logic circuit; a m ethod for  testing for fa u lts  in th is structure has 
been given in the preceding chapters. H ow ever, if  the num ber o f  input variables 
is increasing, the num ber o f test sets for testing w ill become unacceptably large. 
If the netw ork can be d ivided into  som e subnetw orks, each w ith  som e  
acceptable num ber o f input variables, it w ill ease the problem o f  testing.
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Given a function
/  ( x  ) = /  ( x  j  .A ' 2 x „  )
This can be w ritten  as:
/  ( *  ) = * «  f a ( x  l ' X 2  x „ _ , ) + x „  f  h ( x l . x 2  x „ _ , )
= * n  X n - i f c ( x  , . X 2  X„  _ 2 ) + X „  _ , / < /  ( x  1 -X 2  X„  _ 2 )
+  X„ x n /  r  ( x  ,  .X  2 X„ _ 2 ) + X „ - i f  f i x  I .X 2 X „  _ 2 )
X„ X ;J —i f c + X „  X„ —\ f j  + X „  X„ —i f r + X „  X„ —i f f
This is show n in Fig. 8.2.
If a m ultip lexer is placed at nodes a, b, c, d, then a modified netw ork as 
show n in Fig. 8.3 resu lts.
W hen p is at logic 0 , the w h ole  structure operates as usual. W hen p is at 
logic I, the w h ole  stru ctu re  is d ivided  into  five sub netw orks, A, B, C, D, E. 
These subn etw orks can be tested  in d iv id u a lly . It is obvious that subn etw orks A, 
B, C, D have the sam e structure, and can be tested by the sam e test sets. Hence 
although it m ay seem that there are m any extra inputs and ou tp u ts in Fig. 
8 .3 (a ), by optional selection th is problem can be m inim ised.
8.2.2 Selection of partitioning points
G enerally, the partition ing points can be anyw here in the m odular tree 
structure. H ow ever, the optim al selection o f  these points w ill ease the problem  
o f lest generation and testing. A ssum e that the w hole netw ork has n variables,
X  X
the best partitioning point is in the place betw een and for n even , and
betw een and * 3 for  n odd. This is because for any function  
2  2
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/  ( x ) = f  (X 1. x 2....JC„ )
w e obtain for n even:
f   ̂ ■*» /2+l^n /2+2 f  1 ~̂ ~̂n 12+1 12+2 ' f  2 "̂"
•*/» /2+l^n 12+2 n̂ f  £~̂~Xn /2+l^n 12+2 n f  £
w here /  ^  f  2„<?_v  f  £= f  2„ ?
By using the m odular tree structure to realise th is circuit, the /  lt f  2 .....
/  2n 2 have the sam e structure, and the sam e pattern o f test sets  can be used for  
fau lt detection . If n is an even num ber, th is m eans the circuit structure w ith
variables -*„/2+1 ■ • • x„ is the sam e as the structures /  , . /  2 ..... /  2„ 2, and therefore
all o f the subnetw orks can be tested  by using the sam e pattern o f test sets.
W hen n is an odd num ber, th is  m eans the variables in the netw ork x in+i)/2
  x„ are one less than in /  , . /  2 ...../  2<n*n, 2 so  that test patterns for th is
subn etw ork  can be derived from  the patterns w hich are used for  
/  , . /  2 ...../  2<n1)/? if w e use the m ethod for fau lt detection given in last chapter.
Further partitioning can o f  course be carried out in each o f the  
su b n etw ork s, if  necessary. The sam e rules for the partitioning point selection  
w ill  be fo llo w ed .
8 .2 .3  T est g en era tio n  and  f a u lt  te s t in g
In the previous chapter, w e  sh ow ed  how  to  generate the test patterns for a 
m odular tree structure, and how  to  use them  for fa u lt detection . N ow  w e w ill  
discu ss how  to generate the test patterns for a partitioned m odular tree 
structure. It w ill be noted that few er  test patterns w ill be needed for the 
partitioned m odular tree structure, compared w ith  the original one.
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Theorem:
For an n -leve l m odular tree structure, when partitioning is taking place in 
the m idd le o f the w h ole  netw ork , o n ly  2 x 2 "12 test patterns are needed.
If partitioning is taken in the m iddle o f the w hole netw ork w hich has the 
m odular tree structure, th is netw ork is d iv ided  into tw o  n / 2  + 1 subnetw orks, 
w h ich  have the sam e structure. For each subnetw ork, there are n /2  primary 
input variables. According to the m ethod given in the last chapter, 2 x 2 " /2 test 
patterns are needed. Because all o f  the netw orks have the sam e structure, these  
2 x 2 " 72 test patterns can be used for a ll other n /2  subnetw orks. This means the 
2 x 2 "12 test patterns are sufficient.
The three m atrices for the fau lt detection , [A], [B], [Z], are
Proof:
1 0  
0  1
0  0  
0  0
A
0  0  
0  0
1 0  
0  1







0  1 
1 0








1 0  
1 1
The fo llow in g  is an exam ple, which sh ow s how  to partition a netw ork . In 
th is  exam ple, show n in Fig. 8.4, the m odular tree structure has 4 prim ary input 
variables.
If there is no partitioning in this netw ork , then 2 x 2 4 test patterns w ill be 
necessary for the fau lt detection. If w e partition this netw ork, and partitioning  
is taken between x 2 and .r3, the modified m odular tree structure is show n in Fig.
A s show n in Fig. 8 .5 (b ), netw orks A, B, C, D have the sam e structure. The 
stru ctu re  o f subnetw ork E is a lso  the sam e. Hence the sam e test patterns can be 
used for these five subnetw orks. The num ber o f test patterns for the structure  
sh ow n  in Fig. 8 .5 (b ) is 2 x 2 2 = 8 . They can be w ritten  in the form  o f  a m atrix. 
For the control leads C , . C j .  Ck .Ct , w e  have
1 0  0 0 
0 1 0  0 
0 0 1 0  
0 0 0 1
0 1 1 1  
1 0  1 1  
1 1 0  1 
1 1 1 0
8.5 .
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For the primary input x  , . a  2 , or x 3. x4,
0  0  
0  1 
1 0  
1 1
But for the original structure, show n in Fig. 8.4, these three m atrices are 
[a ], [/? ], and [Z ], respectively, w hich are show n as fo llow s:
A '
1 0  
0  1
0  0  
0  0
0  0  
0  0
1 0  
0  1
1 2  . . .  15 16
0  1 . . 1 1
1 0 . . 1 1
1 1 . . 0  1
1 1 . . 1 0
0  0  0  0
0  0  0  1
1 1 1 0
1 1 1 1
Comparing [A] w ith  [a  ], [B] w ith  [Z? ], and [Z] w ith  [Z ], it can be seen that 
the test patterns for the modified m odular tree structure are much shorter and  
the num ber o f test patterns needed is much less.
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H ow ever, it may be noted that there are four extra inputs in the modified 
m odular tree structure. For any n -leve l m odular tree structure, 2 "12 extra 
inputs w ill  be needed, which m ay be a serious problem in integrated circuits. 
But if  w e look carefu lly , these four extra inputs in Fig. 8.5 can be 
Co—C 3. C 4—C 7. Cg~C ii, C i2~C 15, any o f these four control lead groups during  
testing, that means no more extra input is necessary in the modified m odular 
tree structure, on ly  a few  interconnections need to be made.
Because the test patterns for these five subnetw orks are exactly  the same, 
the fau lt detection o f these subn etw orks can be carried out at the sam e time. A 
suggested test circuit is show n in Fig. 8 .6 .
As has been suggested before, the output observation can use the counter  
since w hen m atrices [A] and [Z] are applied to netw ork, the correct output is 
a lw a y s  1 ; and w hen using m atrices [B] and [Z], the correct output is a lw ays 0. 
Hence w e can decide w hether the netw ork operates correctly  by observing the  
num ber in a counter. It appears that five such counters w ill  be needed for Fig.
8 .5 . H ow ever, w e can use a larger counter w hich has more bits; the output for  
each subnetw ork  w ill occupy som e o f them , depending on w hich num ber is in 
the ou tp u t o f each subnetw ork. For Fig. 8 .5 (b ), the largest num ber is 8  for the 
four prim ary input netw orks a fter  partitioning, and therefore a counter w hich  
has 4 bits w ill be sufficient, each output occupies one bit o f  a 2 -1 0  counter. If 
there are more prim ary inputs in a netw ork, a counter w ith  more bits is 
necessary.
83 The Amount Of Additional Logic
In order to partition a netw ork w ith  a m odular tree structure, extra  
m odules are needed. This m eans m ore silicon area is necessary for partitioning in
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the gate array. For a fou r-level m odular tree structure as show n in Fig. 8.5, 4 
m ore m odules are used. H ow ever, compared w ith  the num ber o f m odules used 
in the original netw ork, the percentage o f  extra area/original area is sm all. For 












~~ 2n — 1




Hence w e can see that the percentage is very  low  if  n is a large num ber. 
T his m eans in a large netw ork on ly  a sm all extra area is needed compared w ith  
the original area w hich is used.
O f course, for the testing, som e efforts have to be done, like line  
connections, and arrangem ents o f the counters. These also occupy silicon  area 
although the counters cannot be included in the chip. Therefore, w ith  this
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partitioning m ethod, the netw ork can be easily  and rapidly detected, but more 
silicon  area is needed.
8.4 Network Partitioning Without The Module Tree Structure
W e have pointed ou t that a basic cell in the ULG gate array can be used as a 
basic gate w ith  three inputs, and w e a lso  have show n how  to use it in the design  
o f  a logical circuit, w hich does not have a m odular tree structure. Hence w e  
w ill d iscuss how  the partitioning can be used in the latter type o f logic circuit.
In general, a Boolean function  can be partitioned into tw o  or more 
sub fu n ction s. If partitioning can be carried out such that the num ber o f the 
input lines to each subfunction  is sign ificantly few er than that in the original 
function , it w ill be more readily testable.
Let us start w ith  a function  f (x ) , w hich has four input variables. It is 
know n that such a function  can be w ritten  as fo llow s:
/  ( x  ) = X 4X 3X 2X 1+ X 4X i X 2X l + X 4X 3X 2X l + X 4X 3X 2X 1 
+ X 4X 3X 2X  1+ X 4X  3x  2X  i + X  4X  3x  2x  1+ X 4X  3X  2x  j  
+ X  4x 3x 2x  ! + X  4X 3X 2X  i + J C  4x 3x  2x  x + X  4x 3x  2x  I  
+ x  4x  3x  2x  j  + x  4x  3x  2x  x + x  4x  3x  2x !  + x  4x  3x  2x  x
— X  4X  3( x  2x  x + X  2x  J + J C  2X  X + X  2X  | )
+ X 4X  3( x 2X x + X 2X  I + J C  2X  2X  1 )
+ X  4X  3( x  2x  x + X  2x  J + X 2- *  1+ *  2X  l )
+ X  4X  3( x  j X 2 + X  2X  2+ X 2X  t + x  2x  t )
=  ( x 4x  3 + X 4X 3+ X 4X 3 + X 4X 3 )* ( x  2x  x + X  2x  x + X 2 X  x + X 2 X  j ) ( 8 . 1 )
From Eq. (8 .1 )  the function  f (x )  has been d iv ided  into tw o  su bfunction s, 
one o f w hich has input variables x 4 . x 3 ; and the other x 2 . x
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Theorem:
Given a Boolean function  f (x ) , x = ( x , ,x 2  xn ), it can a lw a y s  be w ritten  in
the form:
/  (* ) = /  i(*' )* / 2̂ x " )
w here, x ' ex , x " ex , but x' s^x *
The can be seen clearly from  the function  w ith  four variables.
From the above, it is true that a function  can be d iv id ed  into tw o  or more 
subfunction s, w hich can be detected in d iv id u a lly .
8.4.1 T h e  P a r t it io n in g  in  th e  lo g ic  c ir c u it  w ith  fan -ou t fr e e  to p o lo g y
The partitioning point o f  a logical circuit depends upon the circuit w hich is 
being synthesised . Roberts and Lala have presented an algorithm  for the  
partition o f  the logic circuits [7].
A. Logic circuit w ith ou t internal fan -ou t
In such a logic circuit, the partitioning point can be an yw h ere as long as 
testing is sim ple. One exam ple is show n in Fig. 8.7, in w h ich  there are seven  
input variables and one prim ary output. There is no internal fan -ou t. The 
partitioning is easy: according to Lala’s  algorithm  the partitioning point is in D.
The modified circuit is show n in Fig. 8 .7 (b ).
W hen test point p is at logic 1, the logic circuit is exactly  the sam e as the  
original. W hen test point p is at logic 0 , the circuit is partitioned into tw o  
subsets, w hich are show n in Fig. 8 .8 .
For subcircuit /  ,(x ), there are three original inputs, X j.x 2 .x 3 , and one extra
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input. If an exhaustive testing is used, then 24 = 16 test sets are needed.
For subcircuit /  2U ), there are four original inputs, x 4jc sjcbj c lt and 
therefore 2 4 = 16 test sets are necessary. Together these total 32. But if using  
exhaustive tesing for the original circuit, 2 7 = 128 test sets w ou ld  be necessary.
B. Logical circuit w ith  internal fan -ou t
It has been show n that for a logical circuit w ith ou t internal fan -ou t, w hen  
partitioned into tw o  subcircuits, on ly  one external input is needed. H owever, if 
the circuit has internal fan-out the situation is different and more extra input 
lines may be necessary.
(1 )  If all the fan -ou ts are contained w ith in  one subcircuit,
i.e. reconvergance o f all fan -ou t branches has occurred  
w ith in  the subcircuit, after partitioning the circuit, there is 
no need to sever any additional lines, see Fig. 8.9.
(2 )  If at least one o f the fan -ou t links leaves the subcircuit, 
it is necessary to sever all the fan -ou t link s w hich leave the 
subcircuit. These several links are treated as pseudo-prim ary  
inputs. An exam ple is show n in Fig. 8 .10 .
In Fig. 8.9, node A is the fan -ou t node. If w e chose p as the partitioning  
point, the partitioned circuit is then show n in Fig. 8 .9 (b ). The fan -ou t source is 
in vo lved  in subcircuit A, and hence no additional links are needed.
In Fig. 8 .10 (a ), point p has been selected as the partitioning point. The fan ­
out at X is contained w ith in  the subcircuit, but one o f the fan -ou ts  at Y has le ft  
the subcircuit as show n in Fig. 8 .10 (b ). In th is case, extra pseudo-inputs are 
needed. It should  be m entioned that a ll the severed links from  a com m on fan ­
ou t point are regrouped together to  be fed  from  a sin gle  pseudo- prim ary input.
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8.4.2 General circuit
In general, a digital circuit can be partitioned in to  tw o  or more sub-circuits. 
G iven /  (x ) = x ( x 1^c2 xn )* d can be rew ritten  as
/  (x ) = /  j(x0 )* / 2(x* ) 
w here xa ,xh eX and * represents a special operation.
In practice, th is function f (x )  s till  can be represented as
/  (x ) = /  ,(x j)x i * f  2( x 2 )x 2' 
w here x 1( x 2 € x , x ,  €x2, x ^ x j
Fig. 8.11 sh ow s this decom position o f a circuit f (x )  w ith  inputs ( x , .x 2) and  
ou tp u t Y ( y  lty 2) into tw o  m odules f  ! and /  2. The m odules are connected to each 
other in ternally  through x r and x 2-. x,- is the supplem entary (in tern a l) input o f  
/  ,, that is supplied by the m odule /  2. S im ilarly  x 2- is the supplem entary input 
o f /  2 and the supplem entary ou tp u t o f  /  j [8 ].
In order to test a m odule, it  is necessary to  control a ll the inputs, 
supplem entary and prim ary, to  the m odule, and observe all its  ou tputs d irectly . 
T his can be achieved by em ploying m ultip lexers to route the prim ary and  
supplem entary inputs and outputs, as show n in Fig. 8 .12.
In the norm al mode, the supplem entary input o f  each m odule is connected  
to  the supplem entary output o f the other m odule through m ultip lexers 1 and 2 , 
and the prim ary output o f each m odule is routed to ou tput lines via  
m ultip lexers 3 and 4. In the test m ode the supplem entary input o f the m odule  
under test is controlled  by a portion o f  the prim ary inputs o f the other m odule, 
and the supplem entary output is observed d irectly  by connecting it to the
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prim ary input lines o f the other m odule. For exam ple, to test m odule /  
portions o f x j can be routed via m ultip lexer 1 to provide control over x , .  
Sim ilarly  m ultip lexer 4 can be used to connect the supplem entary o u tp u t o f /  2 
to  the output so that it can be observed d irectly . M odule /  j can be tested in a 
sim ilar w ay .
M ost com binational netw orks have more than one output. In m any cases 
each output depends on o n ly  a subset o f the inputs. It m ay not be practical to  
exh au stive ly  test the ou tp u ts by applying all com binations o f the netw ork  
inputs. H ow ever, it may be possible to exh au stively  test each ind iv idu al output 
by applying all com binations o f on ly  those inputs on which the particular  
output depends. A m ethod, called "verification testing", has been proposed by 
M cC luskey. This m ethod is applicable to m u lti-ou tp u t com binational circuits, 
provided each output depends on ly  on a proper subset o f the inputs. For more 
details , see [9].
8.5 Scan In/Scan Out Design
W ith todays u tilisation  o f LSI and VLSI technology, it has become apparent 
th at even  more care w ill have to be taken in the design stage in order to ensure  
testab ility  and producibility  o f  digital netw orks. This has led to rigorous and  
high ly  structural design proposals. Here w e w ill show  how  to use a structured  
design m ethod, nam ely scan in /scan  out [10], in the ULG gate array for  fa u lt  
detection o f sequential circuits.
M ost problem s in sequential circuit testing can be overcom e if  the circuit 
has the fo llow in g  tw o  properties:
( 1 ) it can be easily  set to  any desired internal state.
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( 2 ) it is easy to find a sequence o f input patterns such that 
the resu lting ou tput sequence w ill indicate w hether the 
circuit w as in a given state.
These tw o  properties can be achieved by using extra inputs and outputs to 
m o d ify  the design o f a general sequential circuit.
M any stu d ies on th is have been done [11 ][ 12][ 13][ 14][ 15]. Our efforts are to 
consider the application o f th is theoretical w ork to  practical designs and then to 
the ULG gate array in order to  m ake circuit testing easier.
8.5.1 G eneral th e o r y
Definitions
1 . A sequential m achine is a five-trip le  (Q, X, Y, 8 , w )  w here  
Q, X, Y represent the set o f states, the set o f  inputs, and the  
set o f ou tp u ts respectively . The other tw o  com ponents, 8  and 
w  represent the n ext-sta te  and output functions [13].
2. A sequential m achine is said  to be designed w ith  extra  
inputs for fau lt-d etection  if  X -  X , ( J X 2* 1° th is, X j is the 
set o f  inputs used during norm al operation, and X 2 is the set 
o f extra inputs used during fa u lt  diagnisis.
Let
IQI = n be the num ber o f  states.
IXI = r be the num ber o f a ll the inputs.
IX 2 1 = s  be the num ber o f extra inputs, and 
IYI = t num ber o f ou tp u ts, th u s  
IX 11 = r - s.
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3. A distinguishing sequence, denoted as D, is any input 
sequence w hich produces d istinct ou tp u t sequences w hen  
applied to d istinct states.
4. A transfer T (qa ,qb ) is a m inim um  length input sequence  
w hich w ill  take the m achine from  the state qa 1o qb , let the  
length o f an input sequence, J, be denoted as 1(J).
5. A w orst-case transfer sequence Tv is a transfer sequence 
T(qa 4b ) w hich satisfies the fo llow in g
U T (q a .qb ) )> U T {q c .qd )),
for all qc . qd e Q ,  and qc ^ qd .
Let [h] denote the sm allest integer greater than, or equal to  h.
Theorem 1:
Given n, the num ber o f states, and t, the num ber o f  outputs:
Z(Z))>log, n 
Proof:
Proof is a direct consequence o f  the observation that one can d istinguish  at 
m ost t 1 states by applying an input sequence o f length k.
Q.E.D.
Theorem 2: 
l ( T w )> log , n 
Proof:
Given any state, qa , one can reach, at m ost r  + r 2+ • • • +r* other sta tes w ith
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input sequences o f length k or less.
From this, one can deduce that the length o f the w orst case transfer  
sequence is
U T w ) > k ,
w here k is the least integer w hich satisfies the fo llow in g  inequlity
r +r^+ •• • +r* —1
This fo llo w s  from  the fact that there are altogether (n -1 ) states, in addition  
to qa .
Using (2 ) , w e have
( + 1 )  >  logr (n (r — 1)+1)
(k + 1  )^[logr n +log, (/— 1 )] for n ^  1 
k l o g n  ] for r ^ 2
Q.E.D.
N ow , w e  sh ow  a design technique w hich  uses s-extra inputs.
Assum ption:
Let
( i)  s  <  t
( ii)  logj n = m, an integer.
One can a lw a y s  meet these assum ptions by adding extra ou tp u ts an d /or
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states, if necessary. 
Notations:
( i)  Let Q «  qo.q \  qn-\  be the set o f all the states in Q.
( ii)  Let X 2=xo.* i ~ i  be the set o f extra inputs.
( iii)  Let Y = y 0,y i  y, _j be the set o f outputs.
( iv )  Let y, be interpreted as i, for a ll i, t —1 ).
Thus w e have
y<» - 0 , y i - 1  y, _i -  ( t - 1 )
( v )  Let 0  represent m od-s addition, i.e..
P 9  H -
p + q ifp + q < s
p + q — s ifp + q ^  s
(v i)  Let 0  represent m od-s subtraction, i.e.,
p 0  q =
p -  q ifp > q
p - q  + s p < q
(v ii )  Let i *  im- i s m~x+im_7s m~2+ - +i  be the radix-s  
representation o f  i, w here O^i — 1
Design technique:
For every  q, e Q f
i = im- \ s m~x+im- 2sm~2+  • * ‘ +»is + i0, 
and for every  x j , x} e X 2, let
(a ) 6 (x; )=qr 
w here
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i' = i,„ -2s 1+*,»,-3*'" 2+ • ■ • + ( i 0® j  h  +i„,_i
/ A > / w  <8 -4 )(b ) w ( x j  .q, ) = t , „ _ ,
Theorem  3:
The above design possesses s m d istinguish ing sequences o f length m =logs n 
These sequences are the set o f a ll possible extra input sequences o f length m: i.e.
any sequence o f the type x jX.x]2  x jm is a d istinguish ing sequence, w here
xJf e X 2, for all f.
Proof:
There are s m possible com binations o f x j ’s ,  X j e X 2, o f length m. W e w ill
prove that any seqence, x} \.xj 2  *j m, is a d istinguish ing sequence, w here xj f 's
are the extra inputs
It m ay be noted that the ou tp u t produced w hen xjf is applied to q, is the  
m ost significant d igit o f  i, in radix-s representation.
Further, (xJf ,q, ) - q k satisfies the fo llow ing:
k =(i„,-2.im- 3.... ( t 0Q j f  ).tw_ ,) in radix-s.
Thus, when a sequence, x }Xjci 2  x i m , is applied to qi t  it w ill  produce the
o u tp u t sequence
t /l, _ i .i/w_ 2 i x. (i0e } \ ) .
Since j l  is a fixed num ber, these ou tp u t sequences are d istin ct for d istinct 
sta tes.
Q.E.D.
Let qa . q b e Q  and let the radix-s representation o f  a and b be denoted as
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a —am _,J m ,+a/„_2J/" 2+ • ■ ■ s J +aj  _ , j y *+• • ■+a„
6 = 6 , „ _ 1s " ' - 1 + £ > ,„ _ 2j ” , - 2 +  • ' ■ + b j  s  i  + b j  _ j j y - 1 +  • ■ • + 6 ()
Theorem 4:
G iven any tw o  states, there ex ists a transfer sequence o f length m = logrn .  
T his transfer sequence, T(qa ,qb ), is given as
T  {qa *qb  ̂ ^ ab 0'Xabm _ i‘X(}bm _2, ' " ,*abj**abk  *ab j »
w here ab j =b j Oa j .
Proof:
Let 5(^a ?Aq
^ ht, ,- \rXabm - ^ ~ ^ hm-2 
j  ? A  |
w here
^ O ' ^ m - l ^ m - 2 .................................  I
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(8 .5 )
is the sequence o f states reached by the m achine w hen the input sequence
x ab0 >x abm _ ,  X ab } _ ,  X ab ,
is applied to the initial states qa . To prove that th is input sequence is indeed a 
transfer sequence from  qa to qb , w e have to establish that qh =qb .
First, it m ay be seen that
ak Qabk =bk
Using (3 )  and (5 ). it can deduced that 
h  0 ~ a m  - 2 S  "  _ 2 *^ '  ' ‘ + a \ S 2 + * « *  1
and
hm-\= a m _3j  -3 +  • • • + a ls 3+b()s 2+bm_ls + a ,„_ 2 
Furtherm ore, given
h,„-j =am- j  - 2* /,,-1+ - ..+a1sj+ 2+b0s ' +1+bm^ ls j  +...+bm_j s +am_ j_ x
W e have
( 8.6 )
•  • • + a 2s ^ 3+ b o s J + 2+  
bm^ ls J*l+ • • • +bm- J- ls +am_j_2
The fo llo w in g  are direct consequences o f ( 6 ) and (7 ).
h i = a 2s m- x+b0s m- 2+bm- ls m- i + • • + b3s+<z2
h 2=b0s m _1 +bm -2+ • • • +b2s
h \=t>m- \S m~l+ • " +b is +b0




According to Fuginara [ 11 ] an easily  testable m achine is defined as one 
w h ich  is a reduced and strongly connected m achine that possesses a 
distingu ish in g  sequence as w e ll as a syndrom ising sequence o f length (log2n ) and  
transfer sequence w ith  a length that is at m ost (log2n ) to take the m achine from  
a special state  qa to a state qt for all i by adding tw o  special input sym b ols. So 
th is netw ork is easily testable.
8 .5 .2  Im p lem en ta tio n
Here, w e give an exam ple show ing the im plem entation o f th is design  
technique.
In general, a sequential circuit can be regarded as one or m ore storage  
e lem en ts connected into a com binational netw ork , as show n in Fig. 8 .1 3 (a ). For 
fa u lt  detection , a proposed modified m achine is show n in Fig. 8 .13 (b ), in w hich  
w e  use flip-flops to store elem ents.
The m odification enta ils the insertion o f the equivalent o f  a dou b le-th row  
sw itc h  in each input lead o f every FF, and in the leads that drive tw o  o f the  
external ou tp u ts o f the circuit. A ll these sw itch es are ganged together. W hen a ll 
th e  sw itch es are in one state, the "normal" m ode, the circuit operates exactly  as 
it d id  before m odifications w ere carried out.
W hen a ll the sw itches are set to the other "test" state, w hich is the sh ift -  
register m ode, the FF are connected in a chain to form a sh ift  register. The first 
FF in the chain has its input signals supplied  by one o f the input connections.
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Every other FF receives input signals from  the proceeding FF in the chain. The 
last FF in the chain supplies its ou tput signals to tw o  of the circuit output 
connections. In this mode o f operation, the circuit can be set to any state by 
su p p ly in g  the state variables in serial form  to those circuit inputs that drive the  
chain o f FF. At the sam e tim e the internal state that the system  was in is 
indicated by the sequence o f signals that appear on the circuit ou tputs driven by 
the chain o f FF.
Each o f the doub le-throw  sw itch es may be realised w ith  a network of three  
gates, as sh ow n  in Fig. 8 .14. This is exactly  the same as the basic cell in the ULG 
gate array* It therefore indicates that th is gate array w ill have the fo llow in g  
advantage over the others in th is design technique; if this technique is used, on ly  
a fe w  interconnections between ce lls  can make the sequential circuits be easily  
testab le.
In the ULG gate array, there are connecting term inals on both sides o f the  
basic ce ll. In this case if  one row o f the basic cells  is used specia lly  for fa u lt  
detection , th is row can serve for tw o  row s o f sequential logic circuits during  
fa u lt  testing. A suggested structure is show n in Fig. 8.15.
W hen sequential circuits A and B are in test mode, these tw o  circuit 
assem blies share sw itch es, w hich is a saving in silicon area and length o f  
required interconnections.
A ssum in g that a set o f test transitions has been generated, the procedure 
for testin g  a circuit that has been so modified could be as fo llo w s  [ 1 0 ]:
Step 1 Sw itch  to sh ift-reg ister  mode, and check the sh ift -  
register operation.
Step 2 Set the initial state in to  the shift-register.
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Step 3 Return to normal mode and apply the test input 
pattern
Step 4 Sw itch to sh ift-register  m ode and sh ift  out the final 
state, and at the sam e tim e, sh ift  in the starting state for  
next test.
Step 5 Return to step  3, and continue as required.
8 . 6  T est G en era tion
W ith sh ift-reg isler  m odification, the problem o f generating a test transition  
for a given fa u lt  in a sequential circuit is sim ilar to the problem o f generating a 
test for a given fau lt in a com binational netw ork.
Let us consider the case in which the clocked delay flip-flops are D-flip  
flops, as show n in Fig. 8 .16 . Boundary B encloses all o f  the circuit except for the  
flip-flops. The portion o f the circuit that is w ith in  the flip-flops m ay be regarded 
as a com binational circuit w ith  input x, (th e  original circuit inputs), y, ( the  
flip-flop ou tp u ts), ou tp u ts Z,  (th e  original circuit ou tp u ts) and d,  (th e  flip-flop 
in p u ts). Using the norm al m ethods o f test generation for com binational circuits, 
w e can generate a test to detect a given fa u lt  in th is com binational netw ork , that 
is, w e  can find a set o f va lu es ( 0  or 1 ) to put on the x, and y t leads such that the  
presence o f  the fa u lt  w ill cause an incorrect signal to  appear on at least one o f  
the Zt or d t leads. In term s o f the entire modified sequential circuit, th is means 
th a t w e  can find an input pattern (th e  xt ) and starting sta te  (th e  y t ) such that 
the presence o f  the fa u lt  w ill  cause an incorrect signal to appear on a circuit 
ou tp u t (th e  Z■, ) or be stored in a flip-flop (th e  d , ). T hus w e can put the circuit 
in to  the sh ift  register m ode, sh ift  into it bits representing the starting sta te  (th e  
y t ), reform to norm al m ode to carry out the test transition then go back to the
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sh ift-reg ister  mode to check the final state  o f the d, as required.
A sim ple exam ple is show n in Fig. 8 .17 (a ), which is a 110 pattern recogniser 
by using D -type flip-flops [5]. Fig. 8 .17 (b ) sh ow s a reconfigured version o f  Fig. 
8 .1 7 (a ) that includes the additional sw itch es and Fig. 8 .1 7 (c) sh o w s the 
"combinational" circuit to be tested, w ith  inputs x (th e  original circu it in p u t), y  j 
and y 2 (th e  bistable ou tp u ts), p (th e  m ode control input), and ou tp u ts Z x (th e  
original circuit ou tp u t) and d x and d 2 (th e  bistable inputs). Using any  su itab le  
com binational circuit test sequence generation procedure [ 16][ 17], a su itab le  test 
sequence can be devised and applied using the four-step  procedure above.
8.7 A Proposal For Built-in Test For The ULG Gate Array
For LSI and VLSI testing, it is u sefu l to provide hardw are on-ch ip  to  
sim u la te  the logic and to observe the response, since test access requirem ents are 
then greatly  reduced. This approach is called  built-in  test [18][19]. Here, a 
proposal for bu ilt-in  test for the ULG gate array w ill be given.
8.7.1 The built-in test structure
Fig. 8 .18  sh ow s a ULG gate array w ith  the built-in  test ab ility .
8.7.2 Functional se lf test
Suppose that Random Pattern testing [20] is used to test th e  logic array. 
The source o f  these patterns is a typ e  o f BILBO (B u ilt-In  Logic Block  
O bservation ) register [21]. Fig. 8 .19  sh ow s an exam ple o f a BILBO.
T his test generator is a m ultim ode device w hich can be con tro lled  to  
operate as a LFSR ( Linear Feedback S h ift Register ) sourcing pseudo-random  
patterns, and m ay be in itia lised  w ith  a su itab le starting vector. It m ay also
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accept data on its parallel inputs, and sh ift  seria lly . In the se lf -te s t  mode, the 
inputs to  the logic array are stim ulated  by different bits in the BILBO register, 
so  th at a new  random vector is applied on each clock cycle. The test m ay  
proceed at fu ll  system  speed. The response from  the ou tputs o f the logic array is 
com pressed using an output register in check-sum  m ode, see Fig. 8 .20 .
Before se lf  test can com m ence, the various registers and the array m ust be 
in itia lised . The correct starting vector value being loaded into the input register.
8.7.3 System check-sum mode
A check-sum  may be generated by the ou tp u t register w h ile  the system  
runs norm ally , since the m aintenance registers are in parallel w ith  the data 
path. T hus a diagnostic program cou ld  be run and the check-sum  evalu ated  to  
m ake sure that the chip is functioning norm ally .
8.7.4 Interconnect testing
The provision o f input and output registers associated w ith  the signal pins 
facilita tes interchip w iring checks. A test operand is loaded into the ou tp u t o f  
one ch ip  and the signals are clocked into  the input registers o f receiving chips 
acording to the board interconnection list. Very few  operands are required to  
test for  opens, shorts and stuck  fa u lts  in the board w iring [2 2 ].
The above are on ly  the main com ponents for b u ilt-in  test. Some more sm all 
com ponents w ill  be needed if  it is going to  be m anufactured.
84$ Conclusion
Since structured  design for testing is very u sefu l, som e approaches have  
been analysed , together w ith  bu ilt-in  testing. W ith  these approaches, the ULG
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gate array can be tested very easily . It can be said that the ULG gale array not 
o n ly  has the advantage for logical realisation, but also has the ability to 
incorporate fa u lt  diagnoses very readily, due largely to the availab ility  o f the  
standard prim itive cell (th e  m ultip lexer) w hich a llo w s the configuration 
techniques to  be readily incorporated.
- 8. 28 -
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Fig.8.14 A realisation lor double-throw switch
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Fig.8.16 Modified circuit with clocked delay elements: 
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9.1 A S u m m a r y  O f  T h e  Present W ork
Lor ihe purpose of fast turnaround time and low development costs in the 
LSI and VLSI field, a new type of gale array, a CMOS transinission-gate gate 
array, has been proposed. All of the aspects which are involved in modern IC 
design have been considered in the proposal.
f ir s t ly ,  considering the standard primitive of the gate array, a universal  
logic module, the m ultiplexer, has been chosen, which results in simplicity of  
structure, with on ly  six transistors in one cell when implemented by CMOS 
transmission gates. This provides the logic reduction, more efficient silicon  
layout, the output and the com plem entary output, and highly logical realisation 
since the basic cell is se lf-functional. A n y  kind of logic circuit, combinational 
and sequential, may be easily realised. If SOS CMOS technology is used in the  
fabrication processing, this gate array w il l  have high speed operation, low  power  
dissipation, ease o f  design and high integration capability.
For the logic design, several design methods may be used. It is w ell  known  
that an n-variables universal logic m odule can realise any sw itching function of  
n variables. From this point o f  v iew  a modular tree structure can be used in the  
logic design system s. W ith this structure, any combinational and sequential 
circuit may be realised. In order to minimise the number o f  basic cells  used for  
logic implementation, certain methods have been introduced: one is the universal
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array lopology; the olhcr is 1o use spectral design techniques. With these 
meihocls, the minimisation of  the number o f  basic cells  can be sought during ihe 
design phase. Since each basic cell is s e lf -  functional and can be treated as an 
individual 3 -input, double output gate, the conventional design techniques can 
be readily employed.
In order to achieve the high roulability and autom atic customisation, a 
highly-structured  interconnection architecture has been given, which em ploys  
inter-digitating cell terminals in a po lycell- l ike  wiring channel topology to 
sim plify  the routing procedure for the gate array. Because o f  the use of  a f u l ly -  
functional cell, it w ill  result in low interconnection densities which in turn will  
reduce the com plexity of the routing problem. The type o f  scheme proposed 
could  profitably be applied to polycell layout system s where the increased 
terminal pitch w ou ld  be more than repaid by the guarantee 1 0 0  percent first­
time non intervention routing completion. Comparison between the single layer  
metal connection and double layer matel connections have been given, the choice  
is open to customers in that which method they w il l  use depends on w hat they  
want to achieve.
Since the fault  testing in LSI and VLSI system s is becoming suprem ely  
important, it has also been considered. Because the use o f  CMOS technology is 
proposed and the basic cell is implemented by a CMOS transmission gate 
structure, the testing problem could be simplified. First, the short-circuit fau lts  
can be tested by measuring the leakage current of  the circuit which  is under  
test, since healthy CMOS integrated circuits have very low  leakage currents. 
Secondly, because o f  the particular structure o f  this gate array, nam ely the use 
of  the transmission gate, the conventional difficult-to-test CMOS open fau lt  
detection could be simplified. This w ill  ease the problem o f  the fau lt  detection.  
For the stuck-at faults , a method has been developed for the circuits which have
- 9. 2 -
1 he modular iree structure, and the fault location in a modular tree structure  
has been discussed.
Certain structured design methods have been used for the fault detection in 
LSI and VLSI system s. One is called partitioning; the other is called scan- 
in /scan-out. 11 has been show n that this gale array has a great advantage in the 
use o f  these methods because of its structure which readily a llow s multiplexing  
reconfiguration. A proposal for built-in test which could be used in this gate 
array has also been given.
All the work which has been done during this investigation is summarised  
in the diagram of Fig. 0.1.
9.2 F uture  W ork
1. Since during this research work, IC fabrication was not 
available, particularly in SOS CMOS technology, work can 
be done in this area.
2. A lthough the CAD softw are  for th is  gate array can be 
found elsewhere, it is preferable to have a special layout  
programme and automatic interconnection programme for  
this gate array. Because the w hole  basis for this softw are has 
been given, writing a programe for layout and automatic  
routing w ill  not be difficult when time is available.
3. Increasing integration densities, made possible by 
advances in w afer fabrication technology, have stretched the  
capabilities o f  conventional IC test techniques. The problems 
are becoming acute on the more complex semi-custom  ICs 
and even the adoption of  structured design techniques
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enforced by rigid design rules leaves some lest issues  
unresolved.
To exploit the denser technologies to produce application-specific circuits in 
a cost effective w ay , new test methodologies w ill  be* required which utilise  
dedicated on-chip logic to reduce the com plexity  of the test generation task. 
Buill-in  se lf -test  techniques w ill  play an important role in reducing the vo lum e  
of test data, w h ile  maintaining high test quality . A proposal for built-in test 
design has been given, but more research is needed in order to achieve an optimal 
result.
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Fig- 9.1 Design of an CMOS transmission-gate gate array
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